

# EXHIBIT A1

## EXHIBIT A1 – INVALIDITY CLAIM CHART FOR U.S. PATENT 7,471,310

### U.S. Patent No. 5,166,782 ("Asaida 782")

The asserted claims of the '310 patent are either anticipated by and/or would have been obvious to a person of ordinary skill in the art in view of Asaida 782 either alone or in combination with or further in view of one or more additional references, as described below. Stryker presents the state of the art at the time of the alleged invention of the '310 patent in Section II.B.1, its general obviousness contentions in Section II.B.3, and a technology background in Section II.A, of Stryker's Invalidity Contentions. Stryker incorporates those sections by reference in their entirety.

This chart contains exemplary quotes and citations from prior art references and is not an exhaustive list of every place in the prior art where a claim element may be found. Stryker contends that any claim element not expressly found in the prior art references described below were well known in the art and/or would have been known to a person of ordinary skill in the art at the time of the alleged invention of the '310 patent.

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
1. A video imaging system comprising:	<p>To the extent the preamble is limiting, Asaida 782 discloses "[a] video imaging system."</p> <p>"This invention relates to a video camera forming digital signals representing an object projected on an imaging device and, more particularly, to a video camera having a signal processing circuit for performing digital signal processing on output signals of the imaging device." (Asaida 782 at 1:7-12.)</p> <p>"FIG. 1 is a block diagram showing an embodiment of a camera head unit of a video camera according to the present invention." (Asaida 782 at 3:44-46.)</p>	<p>To the extent the preamble is limiting, Okada 852 discloses "[a] video imaging system."</p> <p>"The present invention relates to an imaging device for an endoscope, and more particularly, it relates to the composition of an endoscope system which can display a picture imaged by using one scope, by either system selected from the NTSC system and the PAL system." (Okada 852 at 1:12-16.)</p> <p>"FIG. 1 is a block diagram showing the circuit configuration of an electronic endoscope equipped with both the NTSC system and the PAL system according to an embodiment of the present invention." (Okada 852 at 3:58-61.)</p>

## Claims

## Asaida 782

## in combination with one or more of the following references





FIG. 1

Asaida 782 (Figure 1)

"FIG. 3 is a block diagram showing an embodiment of a camera control unit of the video camera shown in FIG. 1." (Asaida 782 at 3:50-52.)



Okada 852 (Figure 1)

To the extent the preamble is limiting, Endsley 613 discloses a video imaging system.

Specifically, "[a] block diagram of a multi-mode digital camera with computer interface according to the invention is shown in FIG. 1. The camera 10 is connected to a host computer 12 via a USB (universal serial bus) digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images." (Endsley 613 at 3:7-17.)




# U.S. PATENT NO. 7,471,310

Claims

Asaida 782

in combination with one or more of the following references




Endsley 471 (Figure 1)

To the extent the preamble is limiting, Dowdy 082 discloses "[a] video imaging system."

"The invention relates to camera heads for use with remote video display systems such as video endoscopy systems, borescopes, and other devices." (Dowdy 082 at 1:10-12.)

"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>32.)</p>  <p><b>FIG. 1</b></p> <p><u>Dowdy 082 (Figure 1)</u></p> <p>To the extent the preamble is limiting, Oshima 212 discloses "[a] video imaging system.</p> <p>"An endoscope system 1 in accordance with the first embodiment of the present invention shown in FIG. 1 consists broadly of an endoscope 2, and connected apparatuses (or peripheral equipment) to be selectively connected to the endoscope. The connected apparatuses include an image processing apparatus 3A, an image processing apparatus 3B, a cleaning apparatus 3C, a filing apparatus 3D, a monitor 4 a, an image recording apparatus 5 a, a filing apparatus 6 a, a monitor 4 b, an image recording apparatus 5 b, a filing apparatus 6 b, a filing apparatus 6 c, and a monitor 4 d. The image processing apparatus 3A has the ability to communicate with the endoscope 2. . . ." (Oshima 212 at 5:15-26.)</p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p align="center"><u>Oshima 212 (Figure 1)</u></p> <p>"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p>

# U.S. PATENT NO. 7,471,310

Claims

Asaida 782

in combination with one or more of the following references



Oshima 212 (Figure 2)

To the extent the preamble is limiting, Zu 391 discloses "[a] video imaging system."

"This invention relates to compensating for CCD blemishes in video cameras and ore particularly to cameras that are designed to be used interchangeably with camera control





**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>units, notably but not exclusively video cameras that are incorporated in endoscopes for use with medical imaging systems." (Zu 391 at 1.)</p> <p>"Fig. 2 illustrates the invention. Except as described hereinafter, the system shown in Fig. 2 incorporates the same elements and the same functions as the system of Fig. 1, and identical elements are identified by the same numerals." (Zu 391 at 7.)</p> <div data-bbox="1312 690 1900 998"> <pre> graph LR     subgraph CAMERA_PORTION [CAMERA PORTION]         8[LIGHT IN] --&gt; 6[LENS]         6 --&gt; 10[CCD]         10 --&gt; 12[REGISTER]         12 --&gt; 14[REGISTER]         14 --&gt; 30[REGISTER]         30 --&gt; 32[REGISTER]         32 --&gt; 34[REGISTER]         34 --&gt; 36[REGISTER]     end     subgraph CCU_PORTION [CCU PORTION]         36 --&gt; 20[CONTROLLER]         20 --&gt; 22[BLEMISH COMP MEMORY]         22 --&gt; 24[VIDEO PROC]         24 --&gt; 40[VIDEO OUT]         20 --&gt; 46[LOCAL MEMORY]         46 --&gt; 20         28[PUSH BUTTON] --&gt; 20         50[PIXEL-CLOCK REGISTER] --&gt; 22         54[54] --&gt; 22         38[38] --&gt; 22     end     4[4] -.-&gt; 20     </pre> </div> <p align="center"><i>FIG. 1</i> PRIOR ART</p> <p align="center"><u>Zu 391 (Figure 1)</u></p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1329 334 1875 578" data-label="Diagram"> </div> <p align="center">FIG. 2</p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>To the extent the preamble is limiting, Adler 940 discloses "[a] video imaging system."</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p><u>Adler 940 (Figure 1)</u></p>
<p>a camera control unit processing a continuous stream of digital video data;</p>	<p>"It is a principal object of the present invention to provide a video camera in which output video signals may be supplied to an external electronic system capable of digital signal processing without the necessity of providing an analog to digital converter at the interface between the video camera and the external electronic system." (Asaida 782 at 1:54-60.)</p> <p>"It is another object of the present invention to provide a video camera which can be electrically connected to an external electronic system capable of digital signal processing by means of a small number of transmission lines." (Asaida 782 at 1:61-65.)</p> <p>"FIG. 3 is a block diagram showing an embodiment of a camera control unit of the video camera shown in FIG. 1." (Asaida 782 at 3:50-52.)</p> <p>"The video camera according to the present invention is constituted by the above mentioned camera head unit shown in FIG. 1 and the</p>	<p>"[O]n the external processor side, a memory section 24 equipped with an imaging memory 24A and a display memory 24B, a D/A converter 11, a brightness/color signal (Y/C) matrix circuit 25, a second CPU 26 for controlling these circuits, and a ROM 27 storing the setting data for the control meeting the selected television system of the NTSC or the PAL are provided." (Okada 852 at 4:34-40.)</p> <p>Fig. 1</p> 


## Claims

## Asaida 782

## in combination with one or more of the following references

camera control unit CCU arranged and constituted as shown in FIG. 3." (Asaida 782 at 8:1-4.)

"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable, not shown, constituting transmission means." (Asaida 782 at 8:5-10.)




Asaida 782 (Figure 3)

## Okada 852 (Figure 1)


"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)

"The host computer 12 controls the camera operation. It can instruct the camera 10 when to take still or motion pictures, and set the electronic exposure time via the CCD timing generator 32, and set the analog gain in the CDS/gain block 24 from the microprocessor 38." (Endsley 471 at 3:54-58.)



Endsley 471 (Figure 1)


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)</p>  <p align="center"><b>FIG. 1</b></p> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1339 337 1885 1091"></div> <p data-bbox="1465 1140 1759 1172"><u>Oshima 212 (Figure 2)</u></p> <p data-bbox="1218 1214 1963 1429">"The image processing apparatus 3A consists broadly of a CCD driving power supply 18, a video signal processing circuit 28, a CPU 29, a ROM 30, a RAM 31, a serial controller (SIO) 32, a parallel communication controller (PIO) 33, a watchdog timer (WDT) 34, a counter timer (CTC) 35, a display controller 36, a display memory 40, a</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>video signal switching circuit 37, a control signal production circuit 38, a real-time clock (RTC) 39, an operator panel 41, an LED 42, a buzzer 43, and a light adjustment control unit. The CCD driving power supply 18 applies a voltage to the CCD 17 in the endoscope 2. The video signal processing circuit 28 processes a video signal resulting from photoelectric conversion performed by the CCD 17. The CPU 29 carries out a plurality of arithmetic operations." (Oshima 212 at 7:15-27.)</p> <p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. . . . The CCU 4 comprises a controller 20 with local non-volatile digital memory 46, a blemish compensator 22 with associated volatile digital memory 48, a video signal processor 24, a pixel clock/pixel address register 50, a push-button interface and mode selector 28 for directing operation of controller 20." (Zu 391 at 3.)</p> <div data-bbox="1354 1027 1869 1271"> <p>The diagram shows a 'CAMERA PORTION' on the left and a 'CCU PORTION' on the right. The camera portion includes a 'LIGHT IN' input, a lens, a 'CCD' (17), and a 'MEMORY' (42). The CCU portion is enclosed in a red box and includes a 'CONTROLLER' (20), 'LOCAL MEMORY' (46), 'BLEMISH COMP. MEMORY' (48), 'VIDEO PROC.' (24), and 'PIXEL-CLOCK-REGISTER' (50). Signal lines connect the camera portion to the CCU portion, including a video signal line (37) and a control signal line (38). The CCU portion has a 'VIDEO OUT' (40) and a 'PIXEL-CLOCK-REGISTER' (50) output.</p> </div> <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope." (Adler 940 at 9:24-33.)</p> <p>"The software included with processing device 30 processes the output of the miniature endoscopic front-end 10. The software may typically control transfer of the images to the monitor of the PC 30 and their display thereon including steps of 3D modeling based on stereoscopic information as will be described below, and may control internal features of the endoscopic front end 10 including light intensity, and automatic gain control (AGC), again as will be described below." (Adler 940 at 9:39-47.)</p>  <p style="text-align: right;"><u>Adler 940 (Figure 1)</u></p>



**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
<p>a cable, connected to said camera control unit, for transmitting the stream of digital video data to said camera control unit; and</p>	<p>"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, <u>which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable</u>, not shown, constituting transmission means." (Asaida 782 at 8:5-10 (emphasis added).)</p>	<p>"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p> <p>"The USB cable 42 includes four wires, one pair for sending data to and from the host computer 12, and a second pair to supply power to the camera 10 from the host." (Endsley 471 at 3:46-48.)</p> <div data-bbox="1323 876 1887 1229" data-label="Diagram"> </div> <p align="center"><b>FIG. 1</b></p> <p align="center"><u>Endsley 471 (Figure 1)</u></p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p> <p align="center"><b>FIG. 1</b></p> <p align="center"><u>Dowdy 082 (Figure 1)</u></p>

**U.S. PATENT NO. 7,471,310**



Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1339 332 1879 714"> </div> <p align="center"><u>Dowdy 082 (Figure 4)</u></p> <p>"The connector 25 of the endoscope 2 is linked to a connector 27 of the image processing apparatus 3A by a cable 26." (Oshima 212 at 7:11-13.)</p>

# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>Oshima 212 (Figure 2)</p> <p>"The CCU 4 also comprises an input connector 30 whereby the CCU may be coupled to camera output connector 14 via a suitable cable 32." (Zu 391 at 3.)</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1333 332 1879 576" data-label="Diagram"> </div> <p align="center">FIG. 2</p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>


Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Adler 940 (Figure 1)</u></p>
<p>a camera head, connected to said cable, for providing the stream of digital video data, said camera head including;</p>	<p>"FIG. 1 is a block diagram showing an embodiment of a camera head unit of a video camera according to the present invention." (Asaida 782 at 3:44-46.)</p>  <p style="text-align: center;"><b>FIG. 1</b></p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
	<p><u>Asaida 782 (Figure 1)</u></p> <p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data HEAD<sub>OUT</sub>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p> <p>"Thus, with the present video camera unit, the two-line-concurrent three-color imaging output signals S<sub>RO</sub>, S<sub>RE</sub>, S<sub>GO</sub>, S<sub>GE</sub>, S<sub>BO</sub> and S<sub>BE</sub>, obtained by the solid-state image sensors 2R, 2G, and 2B, are changed by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE into two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>. The two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, are converted by the P/S converter 7 into serial data as the camera output data HEAD<sub>OUT</sub>, which are serially outputted at the serial input/output port 10 by means of the encoder/decoder 9." (Asaida 782 at 5:50-61.)</p>	<p>Fig. 1</p> <p>Okada 852 (Figure 1)</p> <p>"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p>

## Claims

Asaida 782

in combination with one or more of the following references




Endsley 471 (Figure 1)

"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)

"By varying parameters such as the type of endoscope, the endoscope mount, and the CCD optical format size, camera head 12 can be configured in numerous ways, all of which can produce different electrical signals to represent the same optical image. As illustrated in FIG. 1, camera head 12A includes an electronic endoscope 16A, while camera head




# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>12B includes an optical endoscope 16B. Electronic endoscope 16A is integrally connected to camera head 12A and has a CCD 18 positioned behind focussing optics (not shown) at its distal end. By contrast, <u>optical endoscope 16B has a mount 22 for attachment to camera head 12B, and includes an optical lens 24 positioned at its distal tip and an optical fiber 26 or relay lens assembly that transmits an image from optical lens 24 to a CCD 18 positioned, with support circuitry 27, within camera head 16B.</u>" (Dowdy 082 at 3:33-47 (emphasis added).)</p>  <p style="text-align: center;"><b>FIG. 1</b></p> <p style="text-align: center;"><u>Dowdy 082 (Figure 1)</u></p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. <u>Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in</u></p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58 (emphasis added).)</p> <div data-bbox="1339 553 1892 967"> </div> <p align="center"><b>FIG. 4</b></p> <p align="center"><u>Dowdy 082 (Figure 4)</u></p> <p>"An endoscope system 1 in accordance with the first embodiment of the present invention shown in FIG. 1 consists broadly of an endoscope 2, and connected apparatuses (or peripheral equipment) to be selectively connected to the endoscope. The connected apparatuses include an image processing apparatus 3A, an image processing apparatus 3B, a cleaning apparatus 3C, a filing apparatus 3D, a monitor 4 a, an image recording apparatus 5 a, a filing apparatus 6 a, a monitor 4 b, an image recording</p>


# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>apparatus 5 b, a filing apparatus 6 b, a filing apparatus 6 c, and a monitor 4 d. The image processing apparatus 3A has the ability to communicate with the endoscope 2. . . ." (Oshima 212 at 5:15-26.)</p>  <p style="text-align: center;">Oshima 212 (Figure 1)</p> <p>"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p>communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p> <div data-bbox="1360 446 1869 1166"></div> <p>Oshima 212 (Figure 2)</p> <p>"The connector 25 of the endoscope 2 is linked to a connector 27 of the image processing apparatus 3A by a cable 26." (Oshima 212 at 7:11-13.)</p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. The camera comprises an optical system 6 and a CCD array 10. The latter produces a video signal output when it is illuminated with light via optical system 6. This video signal output is fed by an internal transmission bus 12 to an output connector 14 which forms part of the camera." (Zu 391 at 3.)</p>  <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>  <p style="text-align: center;"><u>Adler 940 (Figure 1)</u></p>
an imager, for generating an analog stream of video data;	<p>"In the camera head unit, shown in FIG. 1, the present invention includes a three CCD solid state color imaging device in which the imaging light from an object in a field of view is separated by an imaging pickup device 1 into three primary color components and in which three primary color object images are produced by three solid state imaging sensors 2R, 2G and 2B." (Asaida 782 at 4:9-15.)</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p>


## Claims

## Asaida 782

**in combination with one or more of the following references**



Asaida 782 (Figure 1)




Okada 852 (Figure 1)

"The camera 10 includes an optical section 18 from imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array patterns shown in FIG. 2 (see U.S. Pat. No. 3,971,065 for further description of the Bayer pattern). As shown in FIG. 2, the sensor 20 includes light shielded vertical registers 50 and a horizontal readout register 52. Details of a single photoelement 54 are shown in FIG. 3. Each photoelement 54 includes a light-sensitive photodiode 56 supported on a substrate 58 adjacent the light-shielded vertical register 50." (Endsley 471 at 2:66-3:12.)


"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 471 at 3:13-18.)</p>  <p align="center">FIG. 1</p> <p align="center"><u>Endsley 471 (Figure 1)</u></p> <p>"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)</p>



**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>"By varying parameters such as the type of endoscope, the endoscope mount, and the CCD optical format size, camera head 12 can be configured in numerous ways, all of which can produce different electrical signals to represent the same optical image. As illustrated in FIG. 1, camera head 12A includes an electronic endoscope 16A, while camera head 12B includes an optical endoscope 16B. Electronic endoscope 16A is integrally connected to camera head 12A and has a CCD 18 positioned behind focussing optics (not shown) at its distal end. By contrast, <u>optical endoscope 16B has a mount 22 for attachment to camera head 12B, and includes an optical lens 24 positioned at its distal tip and an optical fiber 26 or relay lens assembly that transmits an image from optical lens 24 to a CCD 18 positioned, with support circuitry 27, within camera head 16B.</u>" (Dowdy 082 at 3:33-47 (emphasis added).)</p>  <p align="center"><b>FIG. 1</b></p> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>"The output of preamplifier 98 is connected to the input of a</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>sample and hold circuit 104 that passes only portions of the output. The output of sample and hold circuit 104 is supplied to an analog processing circuit 106 that is also controlled by signal processing controller 102. In controlling analog processing circuit 106, signal processing controller 102 uses values from lookup table 68 that have been loaded into memory 70. As discussed above, if these values have been modified or replaced by MPU 48 based on information from NVS 28 of camera head 12, then analog processing circuit 106 will be affected by the new values." (Dowdy 082 at 7:27-37.)</p> <p>"An analog to digital converter 108 converts the output of analog processing circuit 106 into a digital signal, and supplies the digital signal to a digital signal processor (DSP) 110 that is controlled by signal processing controller 102. Once again, signal processing controller 102 controls digital signal processor using values from memory 70 that can be modified or replaced by MPU 48 in response to information from NVS 28 of camera head 12." (Dowdy 082 at 7:38-45.)</p> <p>Because digital-to-analog conversion takes place in the CCU, the imager 18 must generate an analog stream of video data.</p> <p>"The illuminated object is imaged by a solid-state imaging device located on an image plane, for example, a charge-coupled device (CCD) 17 through an objective 16 locked in an observation window formed in the distal part 14. The CCD 17 photoelectrically converts the optical image." (Oshima 212 at 6:49-53.)</p>


Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1344 357 1879 1104"><p>The diagram illustrates a video system architecture. At the top, a camera (2) is connected to a CCU (4), which is highlighted with a red box. The CCU (4) includes a CCD array (10) and is connected to a video signal processing circuit (28) via a video signal line (11). The video signal processing circuit (28) is connected to a video signal switching circuit (37) via a video signal line (12). The video signal switching circuit (37) is connected to a display memory (40) and a control signal production circuit (36) via a video signal line (13). The control signal production circuit (36) is connected to a display controller (30) via a control signal line (14). The display controller (30) is connected to a CPU (29) via a data bus (15). The CPU (29) is connected to a RAM (31) and a ROM (32) via a data bus (16). The CPU (29) is also connected to an operator panel (41) via a control line (17). The operator panel (41) is connected to a monitor (4a) via a video line (18). The monitor (4a) is connected to an image recording apparatus (5a) via a video line (19). The image recording apparatus (5a) is connected to a filing apparatus (6a) via a video line (20). The system also includes a keyboard (44) connected to the CPU (29) via a data bus (15). Other components include a light source apparatus (13), a supply voltage detector (23), a regulator (19), a CPU Tx/Rx (21), a Vcc SEL (22), a Vcc NONVOLATILE MEMORY (24), a video signal switching circuit (37), a video signal production circuit (36), a display memory (40), a display controller (30), a CPU (29), a RAM (31), a ROM (32), an operator panel (41), a monitor (4a), an image recording apparatus (5a), and a filing apparatus (6a).</p></div> <p>Oshima 212 (Figure 2)</p> <p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. The camera comprises an optical system 6 and a CCD array 10. The latter produces a video signal output when it is illuminated with light via optical system 6. This video signal output is fed by an internal</p>



**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>transmission bus 12 to an output connector 14 which forms part of the camera." (Zu 391 at 3 (emphasis added).)</p> <div data-bbox="1304 440 1902 708"> </div> <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 2, which is an internal block diagram of an endoscope according to a preferred embodiment of the present invention. A miniature endoscope 40 is connected by a wire 42 to an adapter 44. The endoscope 40 comprises an image sensor 46 which may typically comprise a CMOS or CCD or like sensing technology, an optical assembly 48, a light or illumination source 50, communication interface 52 and controller 54. The wired unit of FIG. 2 preferably includes a voltage regulator 56." (Adler 940 at 9:48-57.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p><u>Adler 940 (Figure 2)</u></p> <p>"The present invention relates generally to the field of interface circuits, and more particularly, to interface circuitry for providing selectable single-ended and differential signal output from a CMOS image sensor to an external digital signal processor." (Chung 290 at 1:11-15.)</p> <p>"One of the advantages of CMOS image sensors (CMOS imagers) over CCD imagers is that the CMOS imager chip can include digital signal processing circuitry. In practice, the signal processing is more often performed on a companion chip, in order to provide greater application flexibility. However, CMOS imagers often have integrated analog to digital converters to convert the analog signal to a digital bit stream that can be processed by the companion chip. The digitized information then must be transferred to companion chip or other external devices for picture storage, processing, or transmission." (Chung 290 at 1:17-27.)</p> <p>"FIG. 4 illustrates CMOS video imaging sensing circuitry</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>according to the preferred embodiment disclosed in co-pending U.S. application Ser. No 09/062,343. This circuitry includes a CMOS image sensor chip 50 and an image processor chip 52. The CMOS image sensor chip 50 typically includes a number of light responsive CMOS pixel sensors which develop analog signals representative of an image. These analog signals are then A to D converted by the ADC circuit to form digital signals Din0, Din1 . . . Dinn. The image processor chip 52 includes a data processor 53 which performs various manipulations of the image data such as compression and color processing. The processor 53 may be software driven or a hardware embodiment." (Chung 290 at 2:14-26.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>
a timing generator, generating a timing signal particular to	<p>"The three solid-state image sensors 2R, 2G and 2B, each formed as an above described two-line-concurrent reading high resolution CCD image sensor 2, are driven by a CCD driving circuit, not shown, using a driving clock CK<sub>CCD</sub> having a frequency of, for example, 21.5 MHz." (Asaida 782 at 4:41-46.)</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is</p>

Claims	Asaida 782	in combination with one or more of the following references
<p>said camera head, the timing signal actuating said imager and sent to said camera control unit;</p>	 <p><b>FIG. 1</b></p> <p>Asaida 782 (Figure 1)</p> <p>"[W]ith the present video camera unit, the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math>, obtained by the solid-state image sensors 2R, 2G, and 2B, are changed by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE into two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>. The two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, are converted by the P/S converter 7 into serial data as the camera output data <math>HEAD_{OUT}</math>, which are serially outputted at the serial input/output port 10 by means of the encoder/decoder 9." (Asaida 782 at 5:50-61.)</p>	<p>connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p>  <p><b>Fig. 1</b></p> <p>Okada 852 (Figure 1)</p> <p>"A first example is configured like the above, and in the example, each television system can be selected by selective switches arranged at the processor or the like, and the state of selection of the switches can be grasped by the second CPU 26. Then, this second CPU 26 reads out the setting data of the selected system from the ROM 27 to set the processing contents of each circuit by this setting data. At the same time,</p>





U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
	<p>"[T]he synchronizing circuit block 19 is supplied with a reference synchronizing signal GENLOCK<sub>REF</sub> for generator locking through synchronizing input terminal 27, while the control circuit block 20 is supplied with a control signal CTL through a control input terminal 28." (Asaida 782 at 7:16-21.)</p> <p>"The encoder/decoder 9 encodes the serial data supplied from P/S converters 7 and 31 and serially transmits the encoded serial data via the serial input/output port 10 to a camera control unit CCU described below, while also decoding various serial data transmitted from the camera control unit CCU to the serial input/output port 10, such as return video signals D<sub>RET</sub>, prompter signals D<sub>PROMPT</sub>, output signals CCU<sub>OUT</sub> from the camera control unit CCU or control data D<sub>CTL</sub>." (Asaida 782 at 7:35-43.)</p> <p>Thus, encoder/decoder 9 transmits either a separate timing signal or a timing signal embedded in the serial data signal received from P/S converter 7 (which originated from image sensors 2R, 2G, and 2B) and sent to the CCU through input/output port 10.</p>	<p>the information of the selected system is also transmitted to the first CPU 20 on the scope side from this second CPU 26, and on this scope side, the selected setting data is read out from the ROM 21 by the first CPU 20 to set the processing contents of each circuit, and further, either of the above oscillators 17, 18 is selected and set." (Okada 852 at 4:58-5:3.)</p> <p>"That is, if the NTSC system is selected, the NTSC system oscillator 17 is connected to the timing generator 16 by the switching circuit 19. In this timing generator 16, the oscillating signal with, for example, a frequency of 14.32 MHz generated in the oscillator 17 is divided to form the horizontal synchronization signal with a frequency of 15.734 kHz (fh1) and the vertical synchronization signal with a frequency of 59.94 Hz, and the driving pulse based on this is given to the CCD 1. Then, the picture signal extracted from this CCD 1 is subjected to the digital conversion after passing through the AGC circuit 5 for performing the correlative double sampling and the amplification processing, and as shown in FIG. 2, this digital picture signal is subjected to a specified processing by the DSP circuit 22, and it is supplied to the memory section 24 on the processor side." (Okada 852 at 5:4-20.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1556 331 1661 358">Fig. 2</p>  <p data-bbox="1472 721 1751 748">Okada 852 (Figure 2)</p> <p data-bbox="1218 792 2005 1300">"In this memory section 24, the picture data is written in the imaging memory 24A in the timing of the synchronization signal formed in the timing generator 16, and after that, this picture data is read out in the same timing to be stored in the display memory 24B (as the data corresponding to the number of scanning lines of 525). The data of this display memory 24 is converted into the signals of R, G, and B from the brightness signal and the color difference signal in the Y/C matrix circuit 25 after being converted to the analog signal in the D/A converter 11. Then, each of these signals of R, G, and B is outputted to a monitor of the NTSC system through the isolation device 29 and the buffers 30 (A to C), and consequently, a picture of the NTSC system is displayed on the monitor." (Okada 852 at 5:21-35 (emphasis added).)</p> <p data-bbox="1218 1344 2005 1409">Thus, the timing signal actuates the imager and is sent to the CCU. "The sensor 20 is controlled by the timing generator</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>32 via the CCD clock driver 28. The timing generator 32 has a control input for receiving a new line request signal from the microprocessor 38; the new line request signal thus initiates the generation of clock signals to output a new line from the sensor 20. The digital data from the sensor 20 is temporarily stored in the static RAM line store memory 34, preferably a 64K bit static RAM memory (for example part number IDT7164 made by Integrated Device Technology, Inc.) which is controlled by a line store timing generator 36 so as to serve as a line store. Besides controlling the sensor 20, the CCD timing generator 32 also controls the line store write clock applied to the line store timing generator 36." (Endsley 471 at 3:24-36.)</p> <p>"The output of the line store memory 34 is connected to the host computer 12 via the USB device interface 40, which operates at a maximum data rate of 12M bits/sec." (Endsley 471 at 3:37-39.)</p> <p align="center">FIG. 1</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>Endsley 471 (Figure 1)</u></p> <p>The USB Device 40 transmits either a separate timing signal (<i>see, e.g.</i>, Section 5.10.2 of USB Spec. Rev. 1.0) or a timing signal embedded in the serial data signal sent to the CCU.</p>
<p>a converter, for converting the analog stream of video data into the stream of digital video data;</p>	<p>"The two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math>, processed for level adjustment by the level adjustment circuits 4RO, 4RE, 4GO, 4GE, 4BO and 4BE, are transmitted by means of low-pass filters 5RO, 5RE, 5GO, 5GE, 5BO and 5BE, respectively, to A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, functioning as analog/ digital converting means, respectively." (Asaida 782 at 5:14-22.)</p> <p>"A driving clock <math>CK_{AD}</math> having a frequency four times the frequency of the color subcarrier frequency <math>f_{SC}</math>, or <math>4f_{SC}</math>, is supplied to the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, by means of a timing generator, not shown. The A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE digitize the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math> with the <math>4f_{SC}</math> driving clock <math>CK_{AD}</math> to produce two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, respectively. The two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, produced by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, are supplied to a parallel/serial converter (P/S converter) 7 and to a signal processing section 8." (Asaida 782 at 5:23-37.)</p>	<p>"[T]o the CCD 1, an AGC (automatic gain control) circuit including a CDS (correlative double sampling) circuit is connected similarly to that in the prior art, and to this AGC circuit 5, a DSP (digital signal processor) circuit 22 is connected through an A/D converter 6." (Okada 852 at 4:29-33.)</p> <p>Fig. 1</p> <p><u>Okada 852 (Figure 1)</u></p> <p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output</p>

Claims	Asaida 782	in combination with one or more of the following references
	 <p><b>FIG. 1</b></p> <p>Asaida 782 (Figure 1)</p>	<p>signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 471 at 3:13-18.)</p>  <p><b>FIG. 1</b></p> <p>Endsley 471 (Figure 1)</p> <p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. The electrical signals are digitized and passed to a</p>

U.S. PATENT NO. 7,471,310


Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1220 332 2003 475"><u>transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-19 (emphasis added).)</p>  <p data-bbox="1478 1138 1749 1174"><u>Adler 940 (Figure 4)</u></p> <p data-bbox="1220 1214 2003 1357">Because "the electrical signals are digitized and passed to a transmitting device 62" in the camera head, the camera head must contain a converter for converting an analog stream of video data into a stream of digital video data.</p> <p data-bbox="1220 1398 1944 1433">"One of the advantages of CMOS image sensors (CMOS</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>imagers) over CCD imagers is that the CMOS imager chip can include digital signal processing circuitry. In practice, the signal processing is more often performed on a companion chip, in order to provide greater application flexibility. However, <u>CMOS imagers often have integrated analog to digital converters to convert the analog signal to a digital bit stream</u> that can be processed by the companion chip. The digitized information then must be transferred to companion chip or other external devices for picture storage, processing, or transmission." (Chung 290 at 1:17-27 (emphasis added).)</p> <p>"FIG. 4 illustrates CMOS video imaging sensing circuitry according to the preferred embodiment disclosed in co-pending U.S. application Ser. No 09/062,343. This circuitry includes a CMOS image sensor chip 50 and an image processor chip 52. The CMOS image sensor chip 50 typically includes a number of light responsive CMOS pixel sensors which develop analog signals representative of an image. These analog signals are then A to D converted by the ADC circuit to form digital signals Din0, Din1 . . . Dinn. The image processor chip 52 includes a data processor 53 which performs various manipulations of the image data such as compression and color processing. The processor 53 may be software driven or a hardware embodiment." (Chung 290 at 2:14-26.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;">Chung 290 (Figure 4)</p>
<p>a serializer, for serializing the stream of digital video data</p>	<p>"A driving clock <math>CK_{AD}</math> having a frequency four times the frequency of the color subcarrier frequency <math>f_{SC}</math>, or <math>4f_{SC}</math>, is supplied to the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, by means of a timing generator, not shown. The A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE digitize the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math> with the <math>4f_{sc}</math></p>	<p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p> <p>Specifically, section 10.2.2 of the USB Specification Revision 1.0 (Jan. 15, 1996) explains that "[t]he actual</p>



# U.S. PATENT NO. 7,471,310



Claims	Asaida 782	in combination with one or more of the following references
<p>for transmission over said cable;</p>	<p>driving clock CK<sub>AD</sub> to produce two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, respectively. The two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, produced by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, are supplied to a parallel/serial converter (P/S converter) 7 and to a signal processing section 8." (Asaida 782 at 5:23-37.)</p> <p>"The P/S converter 7 changes the two-line-concurrent digital three color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, supplied from the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO, and 6BE, from parallel data into serial data. The serial data, produced by the P/S converter 7, are supplied as camera output data HEAD<sub>OUT</sub> to a light-transmitting encoder/decoder 9." (Asaida 782 at 5:38-44.)</p> <p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data HEAD<sub>OUT</sub>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p>	<p>transmission of data across the physical USB takes place as a serial bit stream. A Serial Interface Engine (SIE), whether implemented as part of the host or a USB device, handles the serialization and deserialization of USB transmissions. On the host, this SIE is part of the host controller." (USB Spec. Rev. 1.0 at 200.)</p> <p>Thus, in order for USB to be implemented as disclosed and claimed in Endsley 471, there must be "a serializer, for serializing the stream of digital video data for transmission over said cable."</p>  <p>FIG. 1</p> <p>Endsley 471 (Figure 1)</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system</p>

Claims	Asaida 782	in combination with one or more of the following references
	 <p><b>FIG. 1</b></p>	<p>including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (<u>the USB input for example</u>).\" (Adler 940 at 9:24-38 (emphasis added).)</p> <p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-19 (emphasis added).)</p> <p>Because both USB and LVDS are contemplated by Adler</p>


Asaida 782 (Figure 1)

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		940 as a means for transmitting the stream of digital video data over cable 20, both of which are serial communication protocols, the camera head must include a component that serializes the digital video data.
at least one digital serial driver;	<p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data HEAD<sub>OUT</sub>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p> <p>To the extent this element is not expressly disclosed, it is inherent in Asaida 782. It would be within the knowledge of one of ordinary skill in the art at the time of the alleged invention that transmitting a serial digital signal over a cable would necessarily require a driver to drive the signal and a receiver to receive the signal.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p> <p>Specifically, section 7.1.1 of the USB Specification Revision 1.0 is directed to "USB Driver Characteristics":</p> <p>"The USB uses a differential output driver to drive the USB data signal onto the USB cable. The static output swing of the driver in its low state must be below the VOL of 0.3 V with a 1.5 kW load to 3.6 V and in its high state must be above the VOH of 2.8 V with a 15 kW load to ground as listed in Table 7-4. The output swings between the differential high and low state must be well balanced to minimize signal skew. Slew rate control on the driver is required to minimize the radiated noise and cross talk. The driver's outputs must support three-state operation to achieve bi-directional half duplex operation. High impedance is also required to isolate the port from downstream devices that are being hot inserted or which are connected but powered down. The driver must tolerate a voltage on the signal pins of -0.5 V to 3.8 V with respect to local ground reference without damage. It must tolerate this voltage for 10.0 μs while the driver is active and driving, and tolerate the</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>condition indefinitely when the driver is in its high impedance state." (USB Spec. Rev. 1.0 at 111-13.)</p>  <p align="center"><u>USB Spec. Rev. 1.0 (Figure 7-1)</u></p>  <p align="center"><u>Endsley 471 (Figure 1)</u></p> <p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u> (Adler 940 at 10:7-19 (emphasis added).)</p>  <p align="center"><u>Adler 940 (Figure 4)</u></p> <p><i>Alternatively</i>, this limitation is met if USB is used, rather than LVDS, as a communications medium between the</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>endoscope 10 and processing device 30 as contemplated by the following disclosure.</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (<u>the USB input for example</u>)."</p> <p>(Adler 940 at 9:24-38 (emphasis added).)</p> <p>A driver would necessarily be required to drive a USB signal over wire connection 20. To the extent this element is not expressly disclosed, it is inherent in Adler 940.</p> <p>Specifically, section 7.1.1 of the USB Specification Revision 1.0 is directed to "USB Driver Characteristics":</p> <p>"The USB uses a differential output driver to drive the USB data signal onto the USB cable. The static output swing of the driver in its low state must be below the VOL of 0.3 V</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>with a 1.5 kW load to 3.6 V and in its high state must be above the VOH of 2.8 V with a 15 kW load to ground as listed in Table 7-4. The output swings between the differential high and low state must be well balanced to minimize signal skew. Slew rate control on the driver is required to minimize the radiated noise and cross talk. The driver's outputs must support three-state operation to achieve bi-directional half duplex operation. High impedance is also required to isolate the port from downstream devices that are being hot inserted or which are connected but powered down. The driver must tolerate a voltage on the signal pins of -0.5 V to 3.8 V with respect to local ground reference without damage. It must tolerate this voltage for 10.0 <math>\mu</math>s while the driver is active and driving, and tolerate the condition indefinitely when the driver is in its high impedance state." (USB Spec. Rev. 1.0 at 111-13.)</p>  <p>USB Spec. Rev. 1.0 (Figure 7-1)</p> <p>"TIA/EIA-644, otherwise known as LVDS, is a signaling method used for high-speed, low-power transmission of binary data over copper. This signaling technique uses lower output-voltage levels than the 5-V differential standards (such as TIA/EIA-422B) to reduce power consumption,</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>increase switching speed, and allow operation with a 3.3-V supply rail. The LVDS current-mode drivers create a differential voltage (250 mV to 450 mV) across a 100-Ω load. The LVDS receiver detects signals as low as ±100 mV with as much as ±1-V ground noise. The standard specifies a recommended maximum data rate of 655 Mbit/s (and a theoretical maximum of 1.923 Gbit/s on a lossless line)." (TI LVDS at 1.)</p> <p>"The intended application of this signaling technique is for baseband data transmission over controlled impedance media of approximately 100 Ω, where the transmission media may be printed circuit board (PCB) traces, backplanes, or cables." (TI LVDS at 1.)</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>




Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1333 332 1885 738" data-label="Diagram"> </div> <p data-bbox="1396 747 1869 771">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p data-bbox="1480 803 1743 844"><u>TI LVDS (Figure 1)</u></p> <p data-bbox="1218 876 1995 1218">"The LVDS driver produces a differential voltage across a 100-Ω load in the range of 247 mV to 454 mV with a typical offset voltage of 1.2 V relative to ground (see Figure 2). Most drivers are commonly implemented as current-mode devices, which allow frequency to be virtually independent of power consumption. These two characteristics, low voltage swings and constant current, allow LVDS drivers to operate at higher data rates and lower power dissipation." (TI LVDS at 2.)</p> <p data-bbox="1218 1250 1995 1437">"As the need for higher bandwidth accelerates, system designers are choosing differential signaling to satisfy high bandwidth requirements while reducing power, increasing noise immunity, and decreasing EMI emissions. LVDS is a low swing, differential signaling technology providing very</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>fast data transmission, common-mode noise rejection, and low power consumption over a broad frequency range. The Virtex-E family delivers the programmable industry's highest bandwidth and most flexible differential signaling solution for direct interfacing to industry-standard LVDS devices." (Virtex-E LVDS at 1.)</p> <p>"With up to 36 I/O pairs operating at 622 Megabits per second (Mb/s) or up to 344 I/O pairs operating at over 311 Mb/s, the Virtex-E family supports multiple 10 Gb/s ports while maintaining high signal integrity with low power consumption. Unlike other PLD solutions, all Virtex-E LVDS I/Os support input, output, and I/O signaling, providing a system designer unparalleled flexibility in board layout." (Virtex-E LVDS at 1.)</p> <p>Advantages of LVDS include:</p> <ul style="list-style-type: none"> <li>• LVDS is specified to be technology and process independent.</li> <li>• LVDS is EMI tolerant. Common-mode noise is equally removed by two conductors and rejected by the receiver.</li> <li>• No transmission medium is defined in the standard. The medium can be tailored to meet the specific application requirements.</li> <li>• The typical LVDS voltage swing is 350 mV, resulting in a higher transfer rate and lower power consumption." (Virtex-E LVDS at 2.)</li> </ul> <p>"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>family supports both LVDS configurations.</p> <p><b>Point-to-Point</b>  <u>In point-to-point configuration, there is one transmitter and one receiver. The LVDS driver is a current source that drives a differential pair of lines. The typical current drive is 3.5 mA. The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</u></p> <p><b>Multi-Drop</b>  A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>

Claims	Asaída 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>
<p>a processor; and</p>	<p>"The signal processing section 8 adds the two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, supplied from the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, for each of the color signals, in such a manner that switching between upper and lower lines on both sides of a center line is done on a field-by-field basis to form interlaced digital three-color signals <math>D_R</math>, <math>D_G</math> and <math>D_B</math>. The signal processing section 8 also processes the digital three color signals <math>D_R</math>, <math>D_G</math> and <math>D_B</math> using, for example, gamma correction and image enhancement." (Asaída 782 at 5:62-6:4.)</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this</p>



# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
	<p>alleged invention of the '310 patent.</p>	 <p>FIG. 1</p> <p>Endsley 471 (Figure 1)</p> <p>"As shown in FIG. 1, camera processor 14 includes a microprocessing unit ("MPU") 48, a CCD driver 50, and signal processing ("SP") circuitry 52. In operation, MPU 48 provides control to CCD driver 50 for transmitting driving signals to CCD 18 in camera head 12. In response to the driving signals, CCD 18 produces electrical signals representing an image of objects within the field of view of CCD 18, and transmits the electrical signals to signal processing circuitry 52. Signal processing circuitry 52 processes the electrical signals from CCD 18 and converts them to video signals for displaying the image on video monitor 20." (Dowdy 082 at 4:60-5:3.)</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1247 334 1969 721" data-label="Diagram"> </div> <p align="center"><b>FIG. 1</b></p> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>"Referring also to FIG. 3, MPU 48 uses the information stored in NVS 28 to control the operation of CCD driver 50 and signal processing circuitry 52. When the user connects cable 32 of camera head 12 to camera processor 14, and, if necessary, powers up video endoscopy system 10, MPU 48 detects the connection and responds by downloading the information from NVS 28 into a memory 58, such as a RAM, of MPU 48 (step 200). MPU 48 reads the stored information out of NVS 28 through a serial data link in cable 32 that includes a CLOCK line 60 controlled by MPU 48 and a DATA line 62 that is shared by NVS 28 and MPU 48." (Dowdy 082 at 5:9-19.)</p> <p>"MPU 48 communicates with signal processing circuitry 52 through a bidirectional serial data link that includes a CLOCK line 80 controlled by MPU 48 and a DATA line 82</p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>that is shared by MPU 48 and signal processing circuitry 52. MPU 48 also controls an ENABLE line 84 that activates external control of signal processing circuitry 52." (Dowdy 082 at 6:1-6.)</p> <p>"After modifying the values of table entries 72-78 received from signal processing circuitry 52, MPU 48 transmits the updated values to signal processing circuitry 52 (step 218). When entries from NVS 28 reflect replacement values for entries in lookup table 68, MPU 48 transmits the replacement values (step 218) without requesting values from signal processing circuitry and modifying those values (steps 208-216)." (Dowdy 082 at 6:18-25.)</p> <p>"After signal processing circuitry 52 receives the updated values from MPU 48 (step 220), signal processing circuitry 52 uses the updated values in processing the electrical signals from CCD 18 for display on video monitor 20 (step 222). That is, signal processing circuitry 52 uses the updated values in locations 69—rather than the nominal values from lookup table 68—in performing the conversion of the electrical signals from CCD 18 to video signals." (Dowdy 082 at 6:26-33.)</p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera</p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p>  <p align="center"><b>FIG. 4</b></p> <p align="center"><u>Dowdy 082 (Figure 4)</u></p> <p>"MPU 48 controls signal processor 96 in response to signals from button switches 92 and signals from controls in a front panel 100 of camera controller 94. The controls in front panel 100 allow the user of video endoscopy system 10 to configure button switches 92 to perform desired functions. Thus, for example, button switches 92 could be configured to cause signal processor 96 to pause the video image displayed at video monitor 20 (FIG. 1). MPU 48 also displays system parameters at front panel 100, interacts with NVS 28 by</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>downloading information about camera head 12 and updating run time information in NVS 28, updates signal processing parameters in light of the information about camera head 12, and communicates with signal processor 96, all as discussed above." (Dowdy at 6:59-7:5.)</p> <p>Although MPU 48 is located in camera processor 14, it is contained within camera controller 94 which is independent of camera processor 96. Because camera controller 94 and camera processor 96 are independent units housed within camera processor 14, camera controller 94 (and as a result, MPU 48) could have been located in camera head 12. Locating camera controller 94 in the camera head 12 would have been a design option attractive to one of ordinary skill in the art looking to minimize communication circuitry between NVS 28 and MPU 48, as both would be housed within camera 12.</p> <p>"A regulator 19, a programmable nonvolatile memory 20, a CPU 21, a selector (SEL) 22, a supply voltage detector 23, a scope switch 24, and a connector 25 are arranged behind the rear end of the insertion unit 11 of the endoscope 2. The regulator 19 converts a CCD driving voltage fed from a CCD driving power supply 18 incorporated in the image processing apparatus 3A into a desired voltage. The programmable nonvolatile memory 20 in which the endoscope-related data is stored is realized with an EEPROM, a flash ROM, an FRAM, or an MRAM." (Oshima 212 at 6:54-63.)</p> <p>"The CPU 21 includes a one-chip microcomputer for</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>performing a plurality of arithmetic operations including communication and writing, or reading. Specifically, the CPU 21 transmits or receives the endoscope-related data to or from the image processing apparatus 3A through a serial interface, and writes or reads the endoscope-related data in or from the nonvolatile memory 20. The CPU 21 includes a ROM, a RAM, a watchdog timer (WDT), a serial controller (S10), a parallel controller (P10), and a counter (CTC). The selector 22 acts as a serial interface means for transmitting or receiving the endoscope-related data over a sole signal line 49. The supply voltage detector 23 detects a fluctuation or drop in supply voltage and outputs a reset signal, thus preventing a malfunction of the CPU 21 or the nonvolatile memory 20." (Oshima 212 at 6:63-7:10.)</p>

U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		 <p>Oshima 212 (Figure 2)</p>
<p>a memory device, accessible by said processor, containing</p>	<p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir.</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
camera head information;	<p>2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p> <p>Fig. 1</p> <p>Okada 852 (Figure 1)</p> <p>"The NTSC crystal oscillator 17 generates a signal with a frequency of about 14.32 MHz (<math>N \cdot fh1</math>), and the PAL oscillator 18 on the other side may be an oscillator which generates a signal with the above mentioned frequency of about 17.73 MHz, but in this example, an oscillator which generates a signal with a frequency of <math>N \cdot fh2</math> [<math>N</math> times the frequency of the horizontal synchronization signal of 15.625 kHz (<math>=fh2</math>)] near the NTSC oscillation frequency is used. Consequently, the change of the circuit member relating to</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>the drive operation, the setting of a constant, or the like become easy. Moreover, to the first CPU 20, <u>a ROM 21 storing setting data for the control meeting the NTSC system or the PAL system is connected.</u>" (Okada 852 at 4:16-28 (emphasis added).)</p> <p>"A first example is configured like the above, and in the example, each television system can be selected by selective switches arranged at the processor or the like, and the state of selection of the switches can be grasped by the second CPU 26. Then, this second CPU 26 reads out the setting data of the selected system from the ROM 27 to set the processing contents of each circuit by this setting data. <u>At the same time, the information of the selected system is also transmitted to the first CPU 20 on the scope side from this second CPU 26, and on this scope side, the selected setting data is read out from the ROM 21 by the first CPU 20 to set the processing contents of each circuit, and further, either of the above oscillators 17, 18 is selected and set.</u>" (Okada 852 at 4:58-5:3 (emphasis added).)</p> <p>"A digital section 30 includes a CCD timing generator 32, a static RAM line store memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 471 at 3:19-22.)</p> <p>"The output of the line store memory 34 is connected to the host computer 12 via the USB device interface 40, which operates at a maximum data rate of 12M bits/sec. (See the article 'Universal Serial Bus to Simplify PC I/O', by Michael</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>Slater in Microprocessor Report, Volume 9, Number 5, Apr. 17, 1995 for more detail about the benefits of the USB interface.) The USB interface 40, which may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor, reads data from the line store 34." (Endsley 471 at 3:37-46.)</p> <p>"[T]he present invention includes a novel way of 'line throttle clocking' the image sensor 20 by varying a line blanking interval 68 from line to line, as shown in FIG. 5, so as to transfer lines of data from the CCD image sensor 20 into the line store memory 34 at the appropriate time." (Endsley 471 at 4:54-59.)</p> <p>"FIG.5 shows that, once the image data is transferred by the readout pulse 60 to the light-protected vertical registers 50, the line clocking is 'throttled' to accommodate the storage capacity of the line store memory 34. The line store memory 34 is capable of storing a small number of lines of data and provides block transfer capability at low cost. Whenever the line store memory 34 has sufficient room to accommodate a new line of image data, the timing generator 32 creates the vertical and horizontal timing pulses 62 and 64 needed to read out the next line from the image sensor, as shown in FIG. 5, and then returns to a wait state until sufficient data is transferred from the line store memory 34 to the computer 12 so as to provide room for the next line. Since the waiting period (equal to the line blanking time) depends on the USB bus traffic, the line readout times and frame readout times are variable, rather than fixed, as in prior art cameras." (Endsley</p>




Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1203 326 1428 365">471 at 4:60-5:9.)</p> <div data-bbox="1323 389 1890 763"></div> <p data-bbox="1449 795 1764 836"><u>Endsley 471 (Figure 1)</u></p> <p data-bbox="1203 868 2020 982"><b>Alternatively</b>, this limitation is met by memory in the USB device interface that contains information related to USB descriptors.</p> <p data-bbox="1203 1015 2020 1315">"The USB interface 40 . . . may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor." (Endsley 471 at 3:43-45.) "USB devices report their attributes using descriptors. A descriptor is a data structure with a defined format. Each descriptor begins with a byte-wide field that contains the total number of bytes in the descriptor followed by a byte-wide field that identifies the descriptor type.</p> <p data-bbox="1203 1347 2020 1429">"Using descriptors allows concise storage of the attributes of individual configurations because each configuration may</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>reuse descriptors or portions of descriptors from other configurations that have the same characteristics. In this manner, the descriptors resemble individual data records in a relational database." (USB Spec. Rev. 1.0 at 181.)</p> <p>"A device descriptor describes general information about a USB device. It includes information that applies globally to the device and all of the device's configurations. A USB device has only one device descriptor." (USB Spec. Rev. 1.0 at 182.)</p> <p>"An apparatus sends electrical signals that represent an optical image to a processor for conversion to video signals suitable for display on a display device. The apparatus includes a device for insertion into a region to be viewed for developing an optical image of the region, an imager for generating electrical signals that represent the optical image, and a digital memory for storing information about the imager. The device is adapted to be connected to the processor so that the processor can receive the electrical signals from the imager and obtain information from the digital memory. The processor uses the information from the digital memory in performing the conversion." (Dowdy 082 at Abstract.)</p> <p>"The camera head and endoscope are typically detachable as a unit from the control unit so that a variety of camera heads can be used with a single control unit. This offers a number of advantages. For example, if a first camera head fails, the control unit can be operated with another camera head while</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>the first camera head is being serviced. Also, different types of camera heads, each of which may be most useful for certain procedures, can be used with a single control unit so as to avoid the expense of purchasing and maintaining multiple control units." (Dowdy 082 at 1:25-34 (Background of the Invention).)</p> <p>"In one general aspect, this invention features an apparatus for providing electrical signals that represent an optical image to a processor for conversion to video signals suitable for display on a display device. The apparatus includes a device for insertion into a region to be viewed for developing an optical image of the region, an imager for generating electrical signals that represent the optical image, and a digital memory for storing information about the imager. The device is adapted to be connected to the processor so that the processor can receive the electrical signals from the imager and obtain information from the digital memory. The processor uses the information from the digital memory in performing the conversion." (Dowdy 082 at 1:38-50 (Summary of the Invention).)</p> <p>"The digital memory stores information about the configuration of the imager. This information can include the location of the imager relative to the device. For example, the information identifies whether the imager is located at the distal end or the proximal end of the device. The imager is a charge coupled device. The information identifies an optical format size of the charge coupled device." (Dowdy 082 at 1:53-59.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"The digital memory also stores information about variations in performance characteristics of the imager relative to nominal performance characteristics. When the apparatus includes optics, the information in the digital memory accounts for variations in performance characteristics of the optics relative to nominal performance characteristics. Similarly, when the imager includes a charge coupled device or a cable for connection to the processor, the information accounts for variations in performance characteristics of the charge coupled device or the cable relative to nominal performance characteristics. The information also identifies variations in luminance and color reproduction by the imager." (Dowdy 082 at 1:60-2:5 (Summary of the Invention).)</p> <p>"When the apparatus is designed for application to particular regions, the information identifies characteristics of the region to be viewed by the imager. This allows the processor to optimize the conversion for parameters that are desirable in a particular application." (Dowdy 082 at 2:6-10.)</p> <p>"In one embodiment, the digital memory is a non-volatile storage device, and can be implemented using an EEPROM." (Dowdy 082 at 2:16-17.)</p> <p>"When the information stored in the digital memory identifies the configuration of the device, the processor modifies the conversion based on the configuration. This allows the processor to automatically optimize the</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>conversion for different configurations of the device." (Dowdy 082 at 2:34-38.)</p> <p>"Referring also to FIG. 2, to enable different types of camera heads 12 to be used with camera processor 14 without impacting the quality of the video image displayed on video monitor 20, each camera head 12A, 12B (referred to generally with reference numeral 12) includes a non-volatile storage device ("NVS") 28 that stores information identifying the configuration 30 of the particular camera head 12A, 12B. Camera processor 14 uses the information stored in NVS 28 to modify processing of the electrical signals produced by camera head 12, and thereby accounts for the properties of the configuration 30 to which camera head 12 belongs. In a preferred embodiment, NVS 28 is implemented as an electrically erasable programmable read only memory ("EEPROM"). One such EEPROM is an eight pin, 256 byte storage capacity memory available from the Xicor Corp. as model number 24XC02." (Dowdy 082 at 3:62-4:10.)</p> <p style="text-align: center;"><b>FIG. 1</b></p>

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1465 365 1755 402"><u>Dowdy 082 (Figure 1)</u></p>  <p data-bbox="1675 787 1734 812">FIG. 2</p> <p data-bbox="1465 876 1755 914"><u>Dowdy 082 (Figure 2)</u></p> <p data-bbox="1213 950 2005 1425">"In addition to variations caused by the configuration of camera head 12, the electrical signals produced by camera head 12 can also vary, because performance characteristics of camera heads 12 tend to vary from device to device. These variations, which are caused primarily by differences in optics, CCDs 18, and cables 32 that are attached to camera heads 12 and connect camera heads 12 to camera processor 14, can adversely affect the ability of a camera head 12 to produce electrical signals that result in an optimal video image. Thus, to further ensure consistent performance when different camera heads 12 are used, NVS 28 also stores information that identifies variations in the performance characteristics of a particular camera head 12 from nominal</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>values." (Dowdy 082 at 4:11-24.)</p> <p>"To enable the video image produced at video monitor 20 to be optimized for certain procedures, the NVS 28 of a camera head 12 designed for those procedures can include information 42 that is used by camera processor 14 to optimize certain signal processing attributes. For example, in a camera head 12 designed for procedures requiring improved edge definition, NVS 28 stores edge enhancement information 42 that replaces nominal edge enhancement values stored within and used by camera processor 14. Similarly, in camera heads 12 designed for procedures in which the white or grey brightness ranges are of particular interest, NVS 28 stores information 42 that modifies, respectively, operation of the so-called "knee circuit" (which implements a nonlinear function for compressing, rather than clipping, the upper level, white, component of the video signal) and the operation of the so-called "gamma circuit" (which implements a nonlinear function for optimizing the median level, grey, component of the video signal) implemented by signal processor 14." (Dowdy 082 at 4:36-54.)</p> <p>"For servicing and other purposes, NVS 28 also stores information that identifies the serial number 44 of camera head 12 and a measure 46, in minutes and hours, of the run time that camera head 12 has experienced." (Dowdy 082 at 4:55-58.)</p> <p>"Referring also to FIG. 3, MPU 48 uses the information</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>stored in NVS 28 to control the operation of CCD driver 50 and signal processing circuitry 52. When the user connects cable 32 of camera head 12 to camera processor 14, and, if necessary, powers up video endoscopy system 10, MPU 48 detects the connection and responds by downloading the information from NVS 28 into a memory 58, such as a RAM, of MPU 48 (step 200). MPU 48 reads the stored information out of NVS 28 through a serial data link in cable 32 that includes a CLOCK line 60 controlled by MPU 48 and a DATA line 62 that is shared by NVS 28 and MPU 48." (Dowdy 082 at 5:9-19.)</p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p>



Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1228 332 1984 885" data-label="Diagram"> </div> <p data-bbox="1465 933 1753 966"><u>Dowdy 082 (Figure 4)</u></p> <p data-bbox="1218 1006 2005 1404">"MPU 48 controls signal processor 96 in response to signals from button switches 92 and signals from controls in a front panel 100 of camera controller 94. The controls in front panel 100 allow the user of video endoscopy system 10 to configure button switches 92 to perform desired functions. Thus, for example, button switches 92 could be configured to cause signal processor 96 to pause the video image displayed at video monitor 20 (FIG. 1). MPU 48 also displays system parameters at front panel 100, interacts with NVS 28 by downloading information about camera head 12 and updating run time information in NVS 28, updates signal processing</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>parameters in light of the information about camera head 12, and communicates with signal processor 96, all as discussed above." (Dowdy at 6:59-7:5.)</p> <p>"A nonvolatile, programmable memory is incorporated in an endoscope. Endoscope-related data closely relevant to the endoscope, such as, an endoscope model name and the number of power feeds are stored in the nonvolatile memory. The endoscope is connected to an external image processing apparatus, and endoscope-related data is read from the nonvolatile memory. Based on the read endoscope-related data, the use situation of the endoscope is grasped or the endoscope is managed. The number of power feeds is varied depending on the use situation of the endoscope, and written in the nonvolatile memory. Thus, the endoscope-related data is used to maintain the endoscope and reduce a load to be incurred by the external image processing apparatus that is a connected apparatus. Consequently, the endoscope can be managed and maintained easily using a small software system." (Oshima 212 at Abstract.)</p> <p>"[An] object of the present invention is to provide an endoscope system in which endoscope-related data including a use situation of an endoscope can be checked readily." (Oshima 212 at 1:60-62.)</p> <p>"A regulator 19, a programmable nonvolatile memory 20, a CPU 21, a selector (SEL) 22, a supply voltage detector 23, a scope switch 24, and a connector 25 are arranged behind the rear end of the insertion unit 11 of the endoscope 2. The</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>regulator 19 converts a CCD driving voltage fed from a CCD driving power supply 18 incorporated in the image processing apparatus 3A into a desired voltage. The programmable nonvolatile memory 20 in which the endoscope-related data is stored is realized with an EEPROM, a flash ROM, an FRAM, or an MRAM." (Oshima 212 at 6:54-63.)</p> <p>"Especially important data out of endoscope-related data storable in the nonvolatile memory 20 includes, for example, an endoscope model name, the structure of the distal part of an endoscope, a cleaning tube/adaptor name, a CCD model name, a type of optical filter in a CCD, information relating to the channels in an endoscope, information relating to the switches on an endoscope, a version number, and identification data." (Oshima 212 at 29:16-25.)</p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>(Oshima 212 at 29:59-63.)</p> <p>"The connected apparatus 3A uses connection sensing means (not shown) incorporated in the endoscope and the connected apparatus to judge whether it has been connected to the endoscope 2 (S321). If connection is sensed, identification data or an endoscope model name is read first (S322)." (Oshima 212 at 29:66-30:4.)</p> <p>"From the foregoing description of the prior art, it is clear that the 'bad pixel' data is never transferred to the camera portion, but instead remains in the local controller memory. Accordingly if a camera has been subjected to pixel evaluation for existence of blemishes using a CCU with a blemish compensating capacity as described above, another camera cannot be used in its place with the same CCU unless the CCU blemish compensator is again operated to evaluate the pixels of the new camera. Moreover, assuming that blemish compensation is desired, a camera that has been evaluated by the CCU of Fig. 1 is not interchangeable with another like blemish compensator-equipped CCU unless it is first re-evaluated for blemishes." (Zu 391 at 5-6.)</p> <p>"This non-interchangeability of cameras with a CCU is especially limiting in the case of video endoscopes. During surgery, it may be necessary to employ two or more video endoscopes when only one CCU may be available. With a compensator-equipped CCU as shown in Fig. 1, substitution of one video camera endoscope for another may be frustrated by the need to first evaluate the camera for blemishes and</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>record the 'bad pixels' in the CCU's digital memory so that compensation may be accomplished when video information is acquired by the endoscope's camera." (Zu 391 at 6.)</p> <p>"The object of this invention is to facilitate use of video cameras having known pixel blemishes with different camera control units." (Zu 391 at 6.)</p> <p>"The present invention comprises incorporating into a CCD-type video camera an electronically programmable non-volatile memory which stores the location of 'bad' pixels and is controlled by a device which is located remotely from the camera in a separate CCU. This arrangement assures that video cameras are interchangeable with CCU's regardless of CCD blemish content." (Zu 391 at 6.)</p> <p>"Fig. 2 illustrates the invention. Except as described hereinafter, the system shown in Fig. 2 incorporates the same elements and the same functions as the system of Fig. 1, and identical elements are identified by the same numerals. In this case, the camera 2 is modified by incorporating therein an electronically programmable non-volatile digital memory 42 which is coupled to camera connector 14 via a suitable bus 44." (Zu 391 at 7.)</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		 <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"In the operational mode, the data in memory 42 is transferred to memories 46 and 48 whenever the unit is energized. The blemish compensation operation is then performed by the blemish compensator 22 using pixel address data downloaded from camera memory 42. The pixel address data is downloaded from camera memory 42 to blemish compensator memory 48 by the controller 20 via the buses 44 and 52." (Zu 391 at 8.)</p> <p>"When the operational mode is initiated with the camera coupled to a CCU 4 as described, the controller 22 downloads the pixel address data from the camera's memory 42 to the protected local memory 46 of the controller 20. Subsequently that data is loaded into the volatile memory 48 of the blemish compensator 22. Typically this data transfer from camera memory 42 to the local memory 46 of the controller occurs after a forced rest imposed by controller 20,</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		which clears, resets, and reloads all non-protected CCU memory." (Zu 391 at 9.)
said camera control unit having at least one digital serial receiver and	<p>"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable, not shown, constituting transmission means." (Asaida 782 at 8:5-10.)</p> <p>To the extent this element is not expressly disclosed, it is inherent in Asaida 782. It would be within the knowledge of one of ordinary skill in the art at the time of the alleged invention that transmitting a serial digital signal over a cable would necessarily require a driver to drive the signal and a receiver to receive the signal.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p> <p>Specifically, section 7.1.2 of the USB Specification Revision 1.0 is directed to "Receiver Characteristics":</p> <p>"A differential input receiver must be used to accept the USB data signal. The receiver must feature an input sensitivity of at least 200 mV when both differential data inputs are in the range of at least 0.8 V to 2.5 V with respect to its local ground reference. This is called the common mode input voltage range. Proper data reception is also required when the differential data lines are outside the common mode range, as shown in Figure 7-4. The receiver must tolerate static input voltages between -0.5 V to 3.8 V with respect to its local ground reference without damage. In addition to the differential receiver, there must be a single-ended receiver for each of the two data lines. The receivers must have a switching threshold between 0.8 V and 2.0 V (TTL inputs). It is recommended that the single-ended receiver have some hysteresis to reduce its sensitivity to noise." (USB Spec. Rev. 1.0 at 113.)</p>




**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		 <p align="center">FIG. 1</p> <p align="center"><u>Endsley 471 (Figure 1)</u></p> <p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-19 (emphasis added).)</p> <p>If the endoscope uses an LVDS transmitter to drive the data</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>through communication link 20 to the processing device 30, the processing device 30 must necessarily receive the data with a digital serial receiver.</p> <p><i>Alternatively</i>, this limitation is met if USB is used, rather than LVDS, as a communications medium between the endoscope 10 and processing device 30 as contemplated by the following disclosure.</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (<u>the USB input for example</u>)."</p> <p>(Adler 940 at 9:24-38 (emphasis added).)</p> <p>A receiver would necessarily be required to receive a USB signal over wire connection 20. To the extent this element is not expressly disclosed, it is inherent in Adler 940.</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>Specifically, section 7.1.2 of the USB Specification Revision 1.0 is directed to "Receiver Characteristics":</p> <p>"A differential input receiver must be used to accept the USB data signal. The receiver must feature an input sensitivity of at least 200 mV when both differential data inputs are in the range of at least 0.8 V to 2.5 V with respect to its local ground reference. This is called the common mode input voltage range. Proper data reception is also required when the differential data lines are outside the common mode range, as shown in Figure 7-4. The receiver must tolerate static input voltages between -0.5 V to 3.8 V with respect to its local ground reference without damage. In addition to the differential receiver, there must be a single-ended receiver for each of the two data lines. The receivers must have a switching threshold between 0.8 V and 2.0 V (TTL inputs). It is recommended that the single-ended receiver have some hysteresis to reduce its sensitivity to noise." (USB Spec. Rev. 1.0 at 113.)</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1310 331 1911 771"></div> <p data-bbox="1373 787 1890 808">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p data-bbox="1482 850 1738 881"><u>TI LVDS (Figure 1)</u></p> <p data-bbox="1220 924 2003 1182">"The recommended voltage applied to the receiver is between ground and 2.4 V with a common mode range of 0.2 V to 2.2 V. The receiver has a sensitivity level of <math>\pm 100</math> mV to correctly assume the intended binary state (see Figure 2). The LVDS interconnecting media must be matched with the 100-<math>\Omega</math> termination resistor located at the inputs of the receiver." (TI LVDS at 4.)</p> <p data-bbox="1220 1224 1948 1328">"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E family supports both LVDS configurations.</p> <p data-bbox="1220 1370 1413 1401"><b>Point-to-Point</b></p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>In point-to-point configuration, there is one transmitter and one receiver. The LVDS driver is a current source that drives a differential pair of lines. The typical current drive is 3.5 mA. The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</u></p> <p><b>Multi-Drop</b> A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1394 337 1759 516" data-label="Diagram"> </div> <p align="center"><b>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</b></p> <p align="center"><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;">Chung 290 (Figure 4)</p>
<p>is controlled based at least in part upon said timing signal particular to said camera head.</p>	<p>"[W]ith the present video camera unit, the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math>, obtained by the solid-state image sensors 2R, 2G, and 2B, are changed by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE into two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>. The two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, are converted by the P/S converter 7 into serial data as the camera output data <math>HEAD_{OUT}</math>, which are serially outputted at the serial input/output port 10 by means of the encoder/decoder 9." (Asaida 782 at 5:50-61.)</p> <p>"[T]he synchronizing circuit block 19 is supplied with a reference</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at</p>

# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
	<p>synchronizing signal GENLOCK<sub>REF</sub> for generator locking through synchronizing input terminal 27, while the control circuit block 20 is supplied with a control signal CTL through a control input terminal 28." (Asaida 782 at 7:16-21.)</p> <p>"The encoder/decoder 9 encodes the serial data supplied from P/S converters 7 and 31 and serially transmits the encoded serial data via the serial input/output port 10 to a camera control unit CCU described below, while also decoding various serial data transmitted from the camera control unit CCU to the serial input/output port 10, such as return video signals D<sub>RET</sub>, prompter signals D<sub>PROMPT</sub>, output signals CCU<sub>OUT</sub> from the camera control unit CCU or control data D<sub>CTL</sub>." (Asaida 782 at 7:35-43.)</p> <p>Thus, encoder/decoder 9 transmits either a separate timing signal or a timing signal embedded in the serial data signal received from P/S converter 7 (which originated from image sensors 2R, 2G, and 2B) and sent to the CCU through input/output port 10. The CCU is controlled based at least in part upon the timing signal.</p>	<p>4:4-15.)</p>  <p style="text-align: center;">Fig. 1</p> <p style="text-align: center;">(SCOPE SIDE) (PROCESSOR SIDE)</p> <p style="text-align: center;">24 MEMORY SECTION</p> <p style="text-align: center;">24A 24B</p> <p style="text-align: center;">IMAGING MEMORY</p> <p style="text-align: center;">D/A 11</p> <p style="text-align: center;">V/C 25</p> <p style="text-align: center;">MATRIX 29</p> <p style="text-align: center;">FIRST CPU 20</p> <p style="text-align: center;">SECOND CPU 26</p> <p style="text-align: center;">ROM 21</p> <p style="text-align: center;">ROM 27</p> <p style="text-align: center;">TG 16</p> <p style="text-align: center;">17 (NTSC)</p> <p style="text-align: center;">18 (PAL)</p> <p style="text-align: center;">30A</p> <p style="text-align: center;">30B</p> <p style="text-align: center;">30C</p> <p style="text-align: center;">Okada 852 (Figure 1)</p> <p>"A first example is configured like the above, and in the example, each television system can be selected by selective switches arranged at the processor or the like, and the state of selection of the switches can be grasped by the second CPU 26. Then, this second CPU 26 reads out the setting data of the selected system from the ROM 27 to set the processing contents of each circuit by this setting data. At the same time, the information of the selected system is also transmitted to the first CPU 20 on the scope side from this second CPU 26, and on this scope side, the selected setting data is read out from the ROM 21 by the first CPU 20 to set the processing contents of each circuit, and further, either of the above oscillators 17, 18 is selected and set." (Okada 852 at 4:58-5:3.)</p>



**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>"That is, if the NTSC system is selected, the NTSC system oscillator 17 is connected to the timing generator 16 by the switching circuit 19. In this timing generator 16, the oscillating signal with, for example, a frequency of 14.32 MHz generated in the oscillator 17 is divided to form the horizontal synchronization signal with a frequency of 15.734 kHz (<math>f_{h1}</math>) and the vertical synchronization signal with a frequency of 59.94 Hz, and the driving pulse based on this is given to the CCD 1. Then, the picture signal extracted from this CCD 1 is subjected to the digital conversion after passing through the AGC circuit 5 for performing the correlative double sampling and the amplification processing, and as shown in FIG. 2, this digital picture signal is subjected to a specified processing by the DSP circuit 22, and it is supplied to the memory section 24 on the processor side." (Okada 852 at 5:4-20.)</p> <div data-bbox="1333 950 1890 1299"> <p align="center">Fig. 2</p> </div> <p align="center"><u>Okada 852 (Figure 2)</u></p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p><u>"In this memory section 24, the picture data is written in the imaging memory 24A in the timing of the synchronization signal formed in the timing generator 16, and after that, this picture data is read out in the same timing to be stored in the display memory 24B (as the data corresponding to the number of scanning lines of 525). The data of this display memory 24 is converted into the signals of R, G, and B from the brightness signal and the color difference signal in the Y/C matrix circuit 25 after being converted to the analog signal in the D/A converter 11. Then, each of these signals of R, G, and B is outputted to a monitor of the NTSC system through the isolation device 29 and the buffers 30 (A to C), and consequently, a picture of the NTSC system is displayed on the monitor." (Okada 852 at 5:21-35 (emphasis added).)</u></p> <p>Thus, the CCU is controlled at least in part based upon said timing signal. "The output of the line store memory 34 is connected to the host computer 12 via the USB device interface 40, which operates at a maximum data rate of 12M bits/sec." (Endsley 471 at 3:37-39.)</p> <p>"[T]he present invention includes a novel way of 'line throttle clocking' the image sensor 20 by varying a line blanking interval 68 from line to line, as shown in FIG. 5, so as to transfer lines of data from the CCD image sensor 20 into the line store memory 34 at the appropriate time." (Endsley 471 at 4:54-59.)</p> <p>"FIG.5 shows that, once the image data is transferred by the readout pulse 60 to the light-protected vertical registers 50,</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>the line clocking is 'throttled' to accommodate the storage capacity of the line store memory 34. The line store memory 34 is capable of storing a small number of lines of data and provides block transfer capability at low cost. Whenever the line store memory 34 has sufficient room to accommodate a new line of image data, the timing generator 32 creates the vertical and horizontal timing pulses 62 and 64 needed to read out the next line from the image sensor, as shown in FIG. 5, and then returns to a wait state until sufficient data is transferred from the line store memory 34 to the computer 12 so as to provide room for the next line. Since the waiting period (equal to the line blanking time) depends on the USB bus traffic, the line readout times and frame readout times are variable, rather than fixed, as in prior art cameras." (Endsley 471 at 4:60-5:9.)</p> <p>The USB Device 40 transmits either a separate timing signal (<i>see, e.g.</i>, Section 5.10.2 of USB Spec. Rev. 1.0) or a timing signal embedded in the serial data signal sent to the CCU. The CCU is controlled based at least in part upon the timing signal.</p>
2. The video imaging system according to claim 1 wherein said camera head	<p><i>See</i> Claim 1. The analysis of Claim 1 is incorporated by reference in its entirety.</p> <p>"The multiplexor 18 is supplied with control data D<sub>CTL</sub> from a synchronizing circuit block 19 and a control circuit block 20, while being supplied with voice data D<sub>MIC</sub>, from a microphone signal inputted from a microphone input terminal 21 by means of a selector</p>	


# U.S. PATENT NO. 7,471,310


Claims	Asaida 782	in combination with one or more of the following references
<p>further comprises a multiplexer, for generating a multiplexed signal, which includes the digital image signal and control signals.</p>	<p>22 and digitized by an A/D converter 23 into audio data <math>D_{MIC/AUDIO}</math>. The multiplexor 18 adds the signals <math>D_{CTL}</math> and <math>D_{MIC/AUDIO}</math> to a digital video signal <math>D_{VIDEO}</math> composed of the digital component Video signals <math>D_Y</math>, <math>D_{CR}</math> and <math>D_{CB}</math> or the digital composite video signal <math>D_{CS}</math> supplied from the encoder 14. Output data <math>D_{MPX}</math> from the multiplexor 18, that is, the digital video signal <math>D_{VIDEO}</math> added to the control data <math>D_{CTL}</math> and the audio data <math>D_{MIC/AUDIO}</math>, are outputted in parallel at a parallel output port 24, while being converted by P/S converter 25 from parallel data into serial data which are serially outputted at a serial output port 26." (Asaida 782 at 6:67-7:15.)</p>  <p style="text-align: center;"><b>FIG. 1</b></p>	

Asaida 782 (Figure 1)

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
3. The video imaging system according to claim 1 wherein said camera head utilizes at least one digital serial receiver.	<p><i>See</i> Claim 1. The analysis of Claim 1 is incorporated by reference in its entirety.</p> <p>"[I]n the present camera control unit CCU, the two-line-concurrent digital three color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, and obtained by the S/P converter 42, are processed by interlacing by the signal processing section 44 either directly or after image processing by the image processing section 43, and the resulting interlaced digital three-color signals <math>D_R</math>, <math>D_G</math> and <math>D_B</math> are serially outputted as the CCU-outputted video data <math>CCU_{OUT}</math> from the serial input/output port 40 over the optical fiber cable to the camera head unit. In the camera head unit, the image represented by the CCU-outputted video data <math>CCU_{OUT}</math>, serially transmitted from the camera control unit CCU to the serial input/output port 10 over the optical fiber cable, is displayed on the view finder 13VF." (Asaida 782 at 8:64-9:10.)</p> <p>To the extent this element is not expressly disclosed, it is inherent in Asaida 782. It would be within the knowledge of one of ordinary skill in the art at the time of the alleged invention that transmitting a serial digital signal over a cable would necessarily require a driver to drive the signal and a receiver to receive the signal.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir.</p>	<p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p> <p>Specifically, section 7.1.2 of the USB Specification Revision 1.0 is directed to "Receiver Characteristics":</p> <p>"A differential input receiver must be used to accept the USB data signal. The receiver must feature an input sensitivity of at least 200 mV when both differential data inputs are in the range of at least 0.8 V to 2.5 V with respect to its local ground reference. This is called the common mode input voltage range. Proper data reception is also required when the differential data lines are outside the common mode range, as shown in Figure 7-4. The receiver must tolerate static input voltages between -0.5 V to 3.8 V with respect to its local ground reference without damage. In addition to the differential receiver, there must be a single-ended receiver for each of the two data lines. The receivers must have a switching threshold between 0.8 V and 2.0 V (TTL inputs). It is recommended that the single-ended receiver have some hysteresis to reduce its sensitivity to noise." (USB Spec. Rev. 1.0 at 113.)</p>

# U.S. PATENT NO. 7,471,310


Claims	Asaida 782	in combination with one or more of the following references
	<p>2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	 <p>FIG. 1</p> <p><u>Endsley 471 (Figure 1)</u></p> <p>"Operating power for the endoscope 40 is preferably provided, through adapter 44, to the voltage regulator 56. Control of the front-end is preferably carried out by the processor device 30 as discussed above. Control data from the processing device 30 is preferably received at the endoscope 40 by a receiving device 64, which may typically be an LVDS receiver. Hard wired logic 66 preferably serves as an interface to convert the incoming control data into signals for controlling both the sensor 46 and the light source 50." (Adler 940 at 10:20-29.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p><u>Adler 940 (Figure 4)</u></p> <p>In a system that supports bidirectional serial communication, the camera head would necessarily utilize at least on digital serial receiver.</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>


Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1333 332 1885 738" data-label="Diagram"> </div> <p data-bbox="1392 751 1869 771">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p data-bbox="1482 812 1740 846"><u>TI LVDS (Figure 1)</u></p> <p data-bbox="1218 885 2005 1144">"The recommended voltage applied to the receiver is between ground and 2.4 V with a common mode range of 0.2 V to 2.2 V. The receiver has a sensitivity level of <math>\pm 100</math> mV to correctly assume the intended binary state (see Figure 2). The LVDS interconnecting media must be matched with the 100-<math>\Omega</math> termination resistor located at the inputs of the receiver." (TI LVDS at 4.)</p> <p data-bbox="1218 1182 2005 1287">In a system that supports bidirectional serial communication, the camera head would necessarily utilize at least on digital serial receiver.</p> <p data-bbox="1218 1328 2005 1404">"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E</p>





U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>family supports both LVDS configurations.</p> <p><b>Point-to-Point</b>  <u>In point-to-point configuration, there is one transmitter and one receiver. The LVDS driver is a current source that drives a differential pair of lines. The typical current drive is 3.5 mA. The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</u></p> <p><b>Multi-Drop</b>  A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p><b>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</b></p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>It would have been obvious to one of ordinary skill in the art to add include a digital serial receiver as disclosed by Chung in the camera head.</p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>Figure 4 is a block diagram of a CMOS image sensor system. The system is divided into three main sections: CMOS IMAGE SENSOR (50), LVDS INTERFACE (56), and IMAGE PROCESSOR (52). The CMOS IMAGE SENSOR (50) contains multiple DRIVER blocks (54) that receive input signals (Din0, Din1, Din2, Din3, ..., Din n-3, Din n-2, Din n-1, Din n) and output signals (+D0, -D0, +D1, -D1, +D2, -D2, +D3, -D3, ..., +D n-3, -D n-3, +D n-2, -D n-2, +D n-1, -D n-1, +Dn, -Dn). The LVDS INTERFACE (56) contains multiple RECEIVER blocks (56) that receive signals from the DRIVER blocks and output signals (Dout0, Dout1, Dout2, Dout3, ..., Dout n-3, Dout n-2, Dout n-1, Dout n). The IMAGE PROCESSOR (52) contains a DIGITAL PROCESSOR block that receives signals from the RECEIVER blocks. The LVDS INTERFACE (56) is highlighted with a red box.</p>
		<p><u>Chung 290 (Figure 4)</u></p>
<p>4. Said camera head according to claim 3 wherein the at least one digital serial receiver utilizes Low-</p>	<p>See Claim 3. The analysis of Claim 3 is incorporated by reference in its entirety.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok., Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p>	<p>"Operating power for the endoscope 40 is preferably provided, through adapter 44, to the voltage regulator 56. Control of the front-end is preferably carried out by the processor device 30 as discussed above. Control data from the processing device 30 is preferably received at the endoscope 40 by a receiving device 64, which may typically be an LVDS receiver. Hard wired logic 66 preferably serves as an interface to convert the incoming control data into signals for controlling both the sensor 46 and the light source 50." (Adler 940 at 10:20-29.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
Voltage Differential Signals.	<p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	 <p><u>Adler 940 (Figure 4)</u></p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p>Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p><u>TI LVDS (Figure 1)</u></p> <p>"The recommended voltage applied to the receiver is between ground and 2.4 V with a common mode range of 0.2 V to 2.2 V. The receiver has a sensitivity level of <math>\pm 100</math> mV to correctly assume the intended binary state (see Figure 2). The LVDS interconnecting media must be matched with the 100-<math>\Omega</math> termination resistor located at the inputs of the receiver." (TI LVDS at 4.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 <math>\Omega</math> transmission lines into a Virtex-E LVDS receiver. The two 50 <math>\Omega</math> single-ended transmission lines can be micro-strip, strip-line, a 100 <math>\Omega</math> differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>3.)</p>  <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>


Claims	Asaida 782	in combination with one or more of the following references
		 <p>The diagram illustrates a system architecture for a miniature endoscope. On the left, a dashed box labeled 'CMOS IMAGE SENSOR' (50) contains a vertical stack of input lines labeled <math>Din_0</math>, <math>Din_1</math>, <math>Din_2</math>, <math>Din_3</math>, followed by vertical dots, then <math>Din_{n-3}</math>, <math>Din_{n-2}</math>, <math>Din_{n-1}</math>, and <math>Din_n</math>. Each input line passes through a 'DRIVER' block (54). The output of each driver is a differential signal pair, labeled <math>+D_i</math> and <math>-D_i</math> for each <math>i</math>. These signals pass through a central dashed box labeled 'LVDS INTERFACE' (50), which is highlighted with a red rectangle. On the right, another dashed box labeled 'IMAGE PROCESSOR' (52) contains a vertical stack of 'RECEIVER' blocks (56). Each receiver receives a differential signal pair (<math>+D_i</math>, <math>-D_i</math>) and produces a corresponding output signal labeled <math>Dout_0</math>, <math>Dout_1</math>, <math>Dout_2</math>, <math>Dout_3</math>, followed by vertical dots, then <math>Dout_{n-3}</math>, <math>Dout_{n-2}</math>, <math>Dout_{n-1}</math>, and <math>Dout_n</math>. The entire system is also associated with an 'ADC' (Analog-to-Digital Converter) and a 'DIGITAL PROCESSOR' block, indicated by arrows and labels near the input and output stages.</p> <p><u>Chung 290 (Figure 4)</u></p>
<p>5. Said camera head according to claim 1 wherein the at least one</p>	<p>See Claim 1. The analysis of Claim 1 is incorporated by reference in its entirety.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her</p>	<p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
digital serial driver utilizes Low-Voltage Differential Signals.	<p>own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30." (Adler 940 at 10:7-19.)</p>  <p style="text-align: center;"><u>Adler 940 (Figure 4)</u></p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>



Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1354 365 1864 738" data-label="Diagram"> </div> <p data-bbox="1409 751 1850 769">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p data-bbox="1482 812 1743 846"><u>TI LVDS (Figure 1)</u></p> <p data-bbox="1218 883 1995 1214">             "The LVDS driver produces a differential voltage across a 100-Ω load in the range of 247 mV to 454 mV with a typical offset voltage of 1.2 V relative to ground (see Figure 2). Most drivers are commonly implemented as current-mode devices, which allow frequency to be virtually independent of power consumption. These two characteristics, low voltage swings and constant current, allow LVDS drivers to operate at higher data rates and lower power dissipation."              (TI LVDS at 2.)         </p> <p data-bbox="1218 1252 1995 1437">             "Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar         </p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>balanced differential transmission line." (Virtex-E LVDS at 3.)</p>  <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>


Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>
6. The video imaging system according to claim 1 wherein said	<p><i>See</i> Claim 1. The analysis of Claim 1 is incorporated by reference in its entirety.</p> <p>"[I]n the present camera control unit CCU, the two-line-concurrent digital three color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, and obtained by the S/P converter 42, are processed by interlacing by the</p>	<p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p> <p>Specifically, section 7.1.1 of the USB Specification Revision 1.0 is directed to "USB Driver Characteristics":</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
camera control unit utilizes at least one digital serial driver.	<p>signal processing section 44 either directly or after image processing by the image processing section 43, and the resulting interlaced digital three-color signals <math>D_R</math>, <math>D_G</math> and <math>D_B</math> are serially outputted as the CCU-outputted video data <math>CCU_{OUT}</math> from the serial input/output port 40 over the optical fiber cable to the camera head unit. In the camera head unit, the image represented by the CCU-outputted video data <math>CCU_{OUT}</math>, serially transmitted from the camera control unit CCU to the serial input/output port 10 over the optical fiber cable, is displayed on the view finder 13VF." (Asaida 782 at 8:64-9:10.)</p> <p>To the extent this element is not expressly disclosed, it is inherent in Asaida 782. It would be within the knowledge of one of ordinary skill in the art at the time of the alleged invention that transmitting a serial digital signal over a cable would necessarily require a driver to drive the signal and a receiver to receive the signal.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>"The USB uses a differential output driver to drive the USB data signal onto the USB cable. The static output swing of the driver in its low state must be below the VOL of 0.3 V with a 1.5 kW load to 3.6 V and in its high state must be above the VOH of 2.8 V with a 15 kW load to ground as listed in Table 7-4. The output swings between the differential high and low state must be well balanced to minimize signal skew. Slew rate control on the driver is required to minimize the radiated noise and cross talk. The driver's outputs must support three-state operation to achieve bi-directional half duplex operation. High impedance is also required to isolate the port from downstream devices that are being hot inserted or which are connected but powered down. The driver must tolerate a voltage on the signal pins of -0.5 V to 3.8 V with respect to local ground reference without damage. It must tolerate this voltage for 10.0 <math>\mu</math>s while the driver is active and driving, and tolerate the condition indefinitely when the driver is in its high impedance state." (USB Spec. Rev. 1.0 at 111-13.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>FIG. 1</p>
		<p><u>Endsley 471 (Figure 1)</u></p> <p>"Operating power for the endoscope 40 is preferably provided, through adapter 44, to the voltage regulator 56. Control of the front-end is preferably carried out by the processor device 30 as discussed above. <u>Control data from the processing device 30 is preferably received at the endoscope 40 by a receiving device 64, which may typically be an LVDS receiver.</u> Hard wired logic 66 preferably serves as an interface to convert the incoming control data into signals for controlling both the sensor 46 and the light source 50." (Adler 940 at 10:20-29 (emphasis added).)</p> <p>If the endoscope uses an LVDS receiver to receive control data from the processing device 30, the processing device 30 must necessarily drive the data to the endoscope using at least one digital serial driver.</p> <p><i>Alternatively</i>, this limitation is met if USB is used, rather</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>than LVDS, as a communications medium between the endoscope 10 and processing device 30 as contemplated by the following disclosure.</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (<u>the USB input for example</u>). " (Adler 940 at 9:24-38 (emphasis added).)</p> <p>A driver would necessarily be required to drive a USB signal over wire connection 20. To the extent this element is not expressly disclosed, it is inherent in Adler 940.</p> <p>Specifically, section 7.1.1 of the USB Specification Revision 1.0 is directed to "USB Driver Characteristics":</p> <p>"The USB uses a differential output driver to drive the USB data signal onto the USB cable. The static output swing of</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>the driver in its low state must be below the VOL of 0.3 V with a 1.5 kW load to 3.6 V and in its high state must be above the VOH of 2.8 V with a 15 kW load to ground as listed in Table 7-4. The output swings between the differential high and low state must be well balanced to minimize signal skew. Slew rate control on the driver is required to minimize the radiated noise and cross talk. The driver's outputs must support three-state operation to achieve bi-directional half duplex operation. High impedance is also required to isolate the port from downstream devices that are being hot inserted or which are connected but powered down. The driver must tolerate a voltage on the signal pins of -0.5 V to 3.8 V with respect to local ground reference without damage. It must tolerate this voltage for 10.0 <math>\mu</math>s while the driver is active and driving, and tolerate the condition indefinitely when the driver is in its high impedance state." (USB Spec. Rev. 1.0 at 111-13.)</p>  <p>USB Spec. Rev. 1.0 (Figure 7-1)</p> <p>In a system that supports bidirectional serial communication, the camera control unit would necessarily utilize at least on digital serial driver.</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1220 370 2003 435">"Figure 1 shows a typical connection with LVDS drivers and receivers."</p> <div data-bbox="1352 477 1869 852"></div> <p data-bbox="1409 867 1850 883">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p data-bbox="1482 927 1740 959"><u>TI LVDS (Figure 1)</u></p> <p data-bbox="1220 1000 2003 1328">"The LVDS driver produces a differential voltage across a 100-Ω load in the range of 247 mV to 454 mV with a typical offset voltage of 1.2 V relative to ground (see Figure 2). Most drivers are commonly implemented as current-mode devices, which allow frequency to be virtually independent of power consumption. These two characteristics, low voltage swings and constant current, allow LVDS drivers to operate at higher data rates and lower power dissipation." (TI LVDS at 2.)</p> <p data-bbox="1220 1369 2003 1401">In a system that supports bidirectional serial communication,</p>




**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>the camera control unit would necessarily utilize at least on digital serial driver.</p> <p>"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E family supports both LVDS configurations.</p> <p><b>Point-to-Point</b>  <u>In point-to-point configuration, there is one transmitter and one receiver. The LVDS driver is a current source that drives a differential pair of lines. The typical current drive is 3.5 mA.</u> The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</p> <p><b>Multi-Drop</b>  A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>balanced differential transmission line." (Virtex-E LVDS at 3.)</p>  <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>It would have been obvious to one of ordinary skill in the art to add include a digital serial driver as disclosed by Chung in the camera control unit.</p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>


U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;">Chung 290 (Figure 4)</p>
<p>7. Said camera control unit according to claim 6 wherein the at least one digital serial</p>	<p><i>See</i> Claim 6. The analysis of Claim 6 is incorporated by reference in its entirety.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005)</p>	<p>"Operating power for the endoscope 40 is preferably provided, through adapter 44, to the voltage regulator 56. Control of the front-end is preferably carried out by the processor device 30 as discussed above. <u>Control data from the processing device 30 is preferably received at the endoscope 40 by a receiving device 64, which may typically be an LVDS receiver.</u> Hard wired logic 66 preferably serves as an interface to convert the incoming control data into</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
<p>driver utilizes Low-Voltage Differential Signals.</p>	<p>(citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>signals for controlling both the sensor 46 and the light source 50." (Adler 940 at 10:20-29 (emphasis added).)</p> <p>If the endoscope uses an LVDS receiver to receive control data from the processing device 30, the processing device 30 must necessarily drive the data to the endoscope using at least one digital serial driver that utilizes Low-Voltage Differential Signals.</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p> <div data-bbox="1354 771 1869 1144"> </div> <p align="center">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p align="center"><u>TI LVDS (Figure 1)</u></p> <p>"The LVDS driver produces a differential voltage across a 100-Ω load in the range of 247 mV to 454 mV with a typical offset voltage of 1.2 V relative to ground (see Figure 2).</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaيدا 782	in combination with one or more of the following references
		<p>Most drivers are commonly implemented as current-mode devices, which allow frequency to be virtually independent of power consumption. These two characteristics, low voltage swings and constant current, allow LVDS drivers to operate at higher data rates and lower power dissipation." (TI LVDS at 2.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p> <div data-bbox="1390 881 1755 1065" data-label="Diagram"> </div> <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for</p>


Claims	Asaida 782	in combination with one or more of the following references
		<p>logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>  <p>The diagram illustrates a system architecture for a CMOS image sensor. On the left, a vertical block labeled 'CMOS IMAGE SENSOR' (50) contains a series of input signals <math>Din_0, Din_1, Din_2, Din_3, \dots, Din_{n-3}, Din_{n-2}, Din_{n-1}, Din_n</math>. These signals pass through an 'ADC' block. Each input signal then enters a 'DRIVER' block (54). The output of each driver is a differential pair of signals, labeled <math>+D_i</math> and <math>-D_i</math> for <math>i</math> from 0 to <math>n</math>. These differential signals are transmitted through a central 'LVDS INTERFACE' block (50), which is highlighted with a red box. On the right, the 'IMAGE PROCESSOR' (52) contains a series of 'RECEIVER' blocks (56). Each receiver block receives a differential pair of signals (<math>+D_i, -D_i</math>) and produces a corresponding output signal <math>Dout_0, Dout_1, Dout_2, Dout_3, \dots, Dout_{n-3}, Dout_{n-2}, Dout_{n-1}, Dout_n</math>. The entire system is also associated with a 'DIGITAL PROCESSOR' block.</p> <p>Chung 290 (Figure 4)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
8. Said camera control unit according to claim 1 wherein the at least one digital serial receiver utilizes Low-Voltage Differential Signals.	<p><i>See</i> Claim 1. The analysis of Claim 1 is incorporated by reference in its entirety.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30." (Adler 940 at 10:7-19.)</p> <p>If the electrical signals are transmitted to the processing device 30 using an LVDS transmitter, the at least one digital serial receiver in the processing device that receives the signals must necessarily utilize Low-Voltage Differential Signals.</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p>Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p><u>TI LVDS (Figure 1)</u></p> <p>"The recommended voltage applied to the receiver is between ground and 2.4 V with a common mode range of 0.2 V to 2.2 V. The receiver has a sensitivity level of <math>\pm 100</math> mV to correctly assume the intended binary state (see Figure 2). The LVDS interconnecting media must be matched with the 100-<math>\Omega</math> termination resistor located at the inputs of the receiver." (TI LVDS at 4.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p>



Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1402 370 1764 560" data-label="Diagram"> </div> <p data-bbox="1344 565 1879 584">Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p data-bbox="1438 633 1785 665"><u>Virtex-E LVDS (Figure 1)</u></p> <p data-bbox="1218 706 1995 1112">"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;">Chung 290 (Figure 4)</p>
<p>9. A video imaging system comprising:</p>	<p>To the extent the preamble is limiting, Asaida 782 discloses "[a] video imaging system."</p> <p>"This invention relates to a video camera forming digital signals representing an object projected on an imaging device and, more particularly, to a video camera having a signal processing circuit for performing digital signal processing on output signals of the imaging</p>	<p>To the extent the preamble is limiting, Okada 852 discloses "[a] video imaging system."</p> <p>"The present invention relates to an imaging device for an endoscope, and more particularly, it relates to the composition of an endoscope system which can display a picture imaged by using one scope, by either system selected</p>


## Claims

## Asaida 782

## in combination with one or more of the following references

device." (Asaida 782 at 1:7-12.)

"FIG. 1 is a block diagram showing an embodiment of a camera head unit of a video camera according to the present invention." (Asaida 782 at 3:44-46.)




**FIG. 1**

Asaida 782 (Figure 1)

"FIG. 3 is a block diagram showing an embodiment of a camera control unit of the video camera shown in FIG. 1." (Asaida 782 at 3:50-52.)

from the NTSC system and the PAL system." (Okada 852 at 1:12-16.)

"FIG. 1 is a block diagram showing the circuit configuration of an electronic endoscope equipped with both the NTSC system and the PAL system according to an embodiment of the present invention." (Okada 852 at 3:58-61.)




Okada 852 (Figure 1)


To the extent the preamble is limiting, Endsley 471 discloses a video imaging system.


Specifically, "[a] block diagram of a digital imaging system according to the invention is shown in FIG. 1. The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images." (Endsley 471 at 2:49-59.)

Claims	Asaida 782	in combination with one or more of the following references
	<p><b>FIG. 3</b></p>	<p><b>FIG. 1</b></p>
	<p><u>Asaida 782 (Figure 3)</u></p>	<p><u>Endsley 471 (Figure 1)</u></p>
		<p>To the extent the preamble is limiting, Dowdy 082 discloses "[a] video imaging system."</p> <p>"The invention relates to camera heads for use with remote video display systems such as video endoscopy systems, borescopes, and other devices." (Dowdy 082 at 1:10-12.)</p> <p>"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>32.)</p>  <p><b>FIG. 1</b></p> <p><u>Dowdy 082 (Figure 1)</u></p> <p>To the extent the preamble is limiting, Oshima 212 discloses "[a] video imaging system.</p> <p>"An endoscope system 1 in accordance with the first embodiment of the present invention shown in FIG. 1 consists broadly of an endoscope 2, and connected apparatuses (or peripheral equipment) to be selectively connected to the endoscope. The connected apparatuses include an image processing apparatus 3A, an image processing apparatus 3B, a cleaning apparatus 3C, a filing apparatus 3D, a monitor 4 a, an image recording apparatus 5 a, a filing apparatus 6 a, a monitor 4 b, an image recording apparatus 5 b, a filing apparatus 6 b, a filing apparatus 6 c, and a monitor 4 d. The image processing apparatus 3A has the ability to communicate with the endoscope 2. . . ." (Oshima 212 at 5:15-26.)</p>

U.S. PATENT NO. 7,471,310


Claims	Asaida 782	in combination with one or more of the following references
		 <p>Oshima 212 (Figure 1)</p> <p>"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p>

<p>Claims</p>	<p>Asaida 782</p>	<p>in combination with one or more of the following references</p>
		 <p>Oshima 212 (Figure 2)</p> <p>To the extent the preamble is limiting, Zu 391 discloses "[a] video imaging system."</p> <p>"This invention relates to compensating for CCD blemishes in video cameras and ore particularly to cameras that are designed to be used interchangeably with camera control units, notably but not exclusively video cameras that are</p>



**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>incorporated in endoscopes for use with medical imaging systems." (Zu 391 at 1.)</p> <p>"Fig. 2 illustrates the invention. Except as described hereinafter, the system shown in Fig. 2 incorporates the same elements and the same functions as the system of Fig. 1, and identical elements are identified by the same numerals." (Zu 391 at 7.)</p> <div data-bbox="1331 662 1892 954"> </div> <p align="center"><i>FIG. 1</i> PRIOR ART</p> <p align="center"><u>Zu 391 (Figure 1)</u></p> <div data-bbox="1331 1117 1892 1370"> </div> <p align="center"><i>FIG. 2</i></p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>Zu 391 (Figure 2)</u></p> <p>To the extent the preamble is limiting, Adler 940 discloses "[a] video imaging system."</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p> 

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<u>Adler 940 (Figure 1)</u>
a camera control unit processing a continuous stream of digital video data;	<p>"FIG. 3 is a block diagram showing an embodiment of a camera control unit of the video camera shown in FIG. 1." (Asaida 782 at 3:50-52.)</p> <p>"The video camera according to the present invention is constituted by the above mentioned camera head unit shown in FIG. 1 and the camera control unit CCU arranged and constituted as shown in FIG. 3." (Asaida 782 at 8:1-4.)</p> <p>"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable, not shown, constituting transmission means." (Asaida 782 at 8:5-10.)</p>	<p>"[O]n the external processor side, a memory section 24 equipped with an imaging memory 24A and a display memory 24B, a D/A converter 11, a brightness/color signal (Y/C) matrix circuit 25, a second CPU 26 for controlling these circuits, and a ROM 27 storing the setting data for the control meeting the selected television system of the NTSC or the PAL are provided." (Okada 852 at 4:34-40.)</p> <p>Fig. 1</p> <p><u>Okada 852 (Figure 1)</u></p> <p>"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted</p>


Claims	Asaida 782	in combination with one or more of the following references
	 <p><b>FIG. 3</b></p> <p>Asaida 782 (Figure 3)</p>	<p>along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p> <p>"The host computer 12 controls the camera operation. It can instruct the camera 10 when to take still or motion pictures, and set the electronic exposure time via the CCD timing generator 32, and set the analog gain in the CDS/gain block 24 from the microprocessor 38." (Endsley 471 at 3:54-58.)</p>  <p><b>FIG. 1</b></p> <p>Endsley 471 (Figure 1)</p> <p>"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)</p>  <p><b>FIG. 1</b></p> <p><u>Dowdy 082 (Figure 1)</u></p> <p>"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1323 332 1900 1120"><p>Diagram illustrating the internal components of the image processing apparatus 3A, enclosed in a red box. The components include:</p><ul style="list-style-type: none"><li>VIDEO SIGNAL PROCESSING CIRCUIT (28)</li><li>VIDEO SIGNAL SWITCHING CIRCUIT (37)</li><li>CPU (29)</li><li>ROM (30)</li><li>RAM (31)</li><li>SIO (32)</li><li>PIO (33)</li><li>WDT (34)</li><li>CTC (35)</li><li>DISPLAY MEMORY (40)</li><li>CONTROL SIGNAL PRODUCTION CIRCUIT (36)</li><li>DISPLAY CONTROLLER (38)</li><li>CCD DRIVING POWER SUPPLY (18)</li></ul><p>Other components shown in the diagram include:</p><ul style="list-style-type: none"><li>LIGHT SOURCE APPARATUS (13)</li><li>REGULATOR (19)</li><li>SUPPLY VOLTAGE DETECTOR (20)</li><li>Vcc NONVOLATILE MEMORY (24)</li><li>CONNECTOR (25)</li><li>KEYBOARD (44)</li><li>MONITOR (42)</li><li>IMAGE RECORDING APPARATUS (43)</li><li>FILING APPARATUS (6a)</li></ul></div> <p>Oshima 212 (Figure 2)</p> <p>"The image processing apparatus 3A consists broadly of a CCD driving power supply 18, a video signal processing circuit 28, a CPU 29, a ROM 30, a RAM 31, a serial controller (SIO) 32, a parallel communication controller (PIO) 33, a watchdog timer (WDT) 34, a counter timer</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaída 782	in combination with one or more of the following references
		<p>(CTC) 35, a display controller 36, a display memory 40, a video signal switching circuit 37, a control signal production circuit 38, a real-time clock (RTC) 39, an operator panel 41, an LED 42, a buzzer 43, and a light adjustment control unit. The CCD driving power supply 18 applies a voltage to the CCD 17 in the endoscope 2. The video signal processing circuit 28 processes a video signal resulting from photoelectric conversion performed by the CCD 17. The CPU 29 carries out a plurality of arithmetic operations." (Oshima 212 at 7:15-27.)</p> <p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. . . . The CCU 4 comprises a controller 20 with local non-volatile digital memory 46, a blemish compensator 22 with associated volatile digital memory 48, a video signal processor 24, a pixel clock/pixel address register 50, a push-button interface and mode selector 28 for directing operation of controller 20." (Zu 391 at 3.)</p> <div data-bbox="1331 1060 1879 1318"> <p>The diagram shows a 'CAMERA PORTION' on the left and a 'CCU PORTION' on the right. The camera portion includes a lens (6), a CCD (10), and a memory (42). The CCU portion includes a controller (20) with local memory (46), a blemish compensator (22) with memory (48), a video processor (24), and a pixel clock/register (50). A video output (40) is shown on the right. The entire CCU portion is enclosed in a red box.</p> </div> <p align="center"><i>FIG. 2</i></p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope." (Adler 940 at 9:24-33.)</p> <p>"The software included with processing device 30 processes the output of the miniature endoscopic front-end 10. The software may typically control transfer of the images to the monitor of the PC 30 and their display thereon including steps of 3D modeling based on stereoscopic information as will be described below, and may control internal features of the endoscopic front end 10 including light intensity, and automatic gain control (AGC), again as will be described below." (Adler 940 at 9:39-47.)</p> 


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		Adler 940 (Figure 1)
a cable, connected to said camera control unit, for transmitting the stream of digital video data to said camera control unit; and	"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, <u>which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable</u> , not shown, constituting transmission means." (Asaida 782 at 8:5-10 (emphasis added).)	<p>"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p> <p>"The USB cable 42 includes four wires, one pair for sending data to and from the host computer 12, and a second pair to supply power to the camera 10 from the host." (Endsley 471 at 3:46-48.)</p>  <p>FIG. 1</p>





U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>Endsley 471 (Figure 1)</u></p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p> <p><b>FIG. 1</b></p> <p><u>Dowdy 082 (Figure 1)</u></p>

U.S. PATENT NO. 7,471,310


Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1339 332 1879 722"><p>FIG. 4 is a block diagram of an image processing system. At the top left, a box labeled '12' contains a 'CCD' (18), an 'NVS' (28), and a switch (32). A red line connects the CCD (18) to a 'PRE AMP' (34). The PRE AMP (34) is connected to a 'B/H' (38) block, which is connected to an 'ANALOG PRIC' (104) block. The ANALOG PRIC (104) is connected to an 'A/D' (106) block, which is connected to a 'DSP' (108) block. The DSP (108) is connected to a 'D/A' (110) block, which is connected to an 'ENCODER' (112). The ENCODER (112) is connected to a 'TO DISPLAY' (20) output. A 'CONTROLLER' (102) is connected to the PRE AMP (34), the ANALOG PRIC (104), the A/D (106), the DSP (108), the D/A (110), and the ENCODER (112). The CONTROLLER (102) is also connected to a 'CPU' (48) and a 'MEMORY' (100). A 'CCD DRIVER' (50) is connected to the CCD (18) and the CONTROLLER (102). A 'CPU' (58) is connected to the CPU (48). A 'MEMORY' (68) is connected to the MEMORY (100). A 'DISPLAY' (70) is connected to the TO DISPLAY (20) output. A 'DISPLAY' (88) is connected to the CONTROLLER (102).</p></div> <p>Dowdy 082 (Figure 4)</p> <p>"The connector 25 of the endoscope 2 is linked to a connector 27 of the image processing apparatus 3A by a cable 26." (Oshima 212 at 7:11-13.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1360 332 1858 982"></div> <p data-bbox="1465 1015 1759 1052">Oshima 212 (Figure 2)</p> <p data-bbox="1218 1088 1984 1201">"The CCU 4 also comprises an input connector 30 whereby the CCU may be coupled to camera output connector 14 via a suitable cable 32." (Zu 391 at 3.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p style="text-align: center;">FIG. 2</p> <p style="text-align: center;"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p>Adler 940 (Figure 1)</p>
<p>a camera head, connected to said cable, for providing the stream of digital video data, said camera head including;</p>	<p>"FIG. 1 is a block diagram showing an embodiment of a camera head unit of a video camera according to the present invention." (Asaida 782 at 3:44-46.)</p>  <p><b>FIG. 1</b></p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p>


# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
	<p align="center"><u>Asaida 782 (Figure 1)</u></p> <p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data HEAD<sub>OUT</sub>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p> <p>"Thus, with the present video camera unit, the two-line-concurrent three-color imaging output signals S<sub>RO</sub>, S<sub>RE</sub>, S<sub>GO</sub>, S<sub>GE</sub>, S<sub>BO</sub> and S<sub>BE</sub>, obtained by the solid-state image sensors 2R, 2G, and 2B, are changed by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE into two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>. The two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, are converted by the P/S converter 7 into serial data as the camera output data HEAD<sub>OUT</sub>, which are serially outputted at the serial input/output port 10 by means of the encoder/decoder 9." (Asaida 782 at 5:50-61.)</p>	<p align="center"><b>Fig. 1</b></p>  <p align="center">Okada 852 (Figure 1)</p> <p>"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p>

## Claims

Asaida 782

in combination with one or more of the following references

Endsley 471 (Figure 1)

"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)


"By varying parameters such as the type of endoscope, the endoscope mount, and the CCD optical format size, camera head 12 can be configured in numerous ways, all of which can produce different electrical signals to represent the same optical image. As illustrated in FIG. 1, camera head 12A includes an electronic endoscope 16A, while camera head


**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>12B includes an optical endoscope 16B. Electronic endoscope 16A is integrally connected to camera head 12A and has a CCD 18 positioned behind focussing optics (not shown) at its distal end. By contrast, <u>optical endoscope 16B has a mount 22 for attachment to camera head 12B, and includes an optical lens 24 positioned at its distal tip and an optical fiber 26 or relay lens assembly that transmits an image from optical lens 24 to a CCD 18 positioned, with support circuitry 27, within camera head 16B.</u>" (Dowdy 082 at 3:33-47 (emphasis added).)</p> <div data-bbox="1312 771 1900 1096"> <p align="center"><b>FIG. 1</b></p> </div> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. <u>Cable 32, which connects camera head 12 to camera</u></p>



**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p><u>processor 14</u>, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58 (emphasis added).)</p>  <p align="center"><u>Dowdy 082 (Figure 4)</u></p> <p>"An endoscope system 1 in accordance with the first embodiment of the present invention shown in FIG. 1 consists broadly of an endoscope 2, and connected apparatuses (or peripheral equipment) to be selectively connected to the endoscope. The connected apparatuses include an image processing apparatus 3A, an image processing apparatus 3B, a cleaning apparatus 3C, a filing apparatus 3D, a monitor 4 a, an image recording apparatus 5</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p>a, a filing apparatus 6 a, a monitor 4 b, an image recording apparatus 5 b, a filing apparatus 6 b, a filing apparatus 6 c, and a monitor 4 d. The image processing apparatus 3A has the ability to communicate with the endoscope 2. . . ." (Oshima 212 at 5:15-26.)</p>  <p>Oshima 212 (Figure 1)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1220 331 2003 472">"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p> <div data-bbox="1346 521 1877 1268"></div> <p data-bbox="1465 1308 1757 1341">Oshima 212 (Figure 2)</p> <p data-bbox="1220 1382 1877 1414">"The connector 25 of the endoscope 2 is linked to a</p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>connector 27 of the image processing apparatus 3A by a cable 26." (Oshima 212 at 7:11-13.)</p> <p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. The camera comprises an optical system 6 and a CCD array 10. The latter produces a video signal output when it is illuminated with light via optical system 6. This video signal output is fed by an internal transmission bus 12 to an output connector 14 which forms part of the camera." (Zu 391 at 3.)</p> <div data-bbox="1312 730 1890 998"> </div> <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>  <p style="text-align: center;">Adler 940 (Figure 1)</p>
an imager, for generating the stream of digital video data;	<p>"In the camera head unit, shown in FIG. 1, the present invention includes a three CCD solid state color imaging device in which the imaging light from an object in a field of view is separated by an imaging pickup device 1 into three primary color components and in which three primary color object images are produced by three solid state imaging sensors 2R, 2G and 2B." (Asaida 782 at 4:9-15.)</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this</p>









Claims	Asaida 782	in combination with one or more of the following references
		 <p>FIG. 1</p> <p><u>Endsley 471 (Figure 1)</u></p> <p>"As shown in FIG. 1, camera processor 14 includes a microprocessing unit ("MPU") 48, a CCD driver 50, and signal processing ("SP") circuitry 52. In operation, MPU 48 provides control to CCD driver 50 for transmitting driving signals to CCD 18 in camera head 12. In response to the driving signals, CCD 18 produces electrical signals representing an image of objects within the field of view of CCD 18, and transmits the electrical signals to signal processing circuitry 52. Signal processing circuitry 52 processes the electrical signals from CCD 18 and converts them to video signals for displaying the image on video monitor 20." (Dowdy 082 at 4:60-5:3.)</p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p><b>FIG. 1</b></p> <p><u>Dowdy 082 (Figure 1)</u></p> <p>"Referring also to FIG. 3, MPU 48 uses the information stored in NVS 28 to control the operation of CCD driver 50 and signal processing circuitry 52. When the user connects cable 32 of camera head 12 to camera processor 14, and, if necessary, powers up video endoscopy system 10, MPU 48 detects the connection and responds by downloading the information from NVS 28 into a memory 58, such as a RAM, of MPU 48 (step 200). MPU 48 reads the stored information out of NVS 28 through a serial data link in cable 32 that includes a CLOCK line 60 controlled by MPU 48 and a DATA line 62 that is shared by NVS 28 and MPU 48." (Dowdy 082 at 5:9-19.)</p> <p>"MPU 48 communicates with signal processing circuitry 52 through a bidirectional serial data link that includes a CLOCK line 80 controlled by MPU 48 and a DATA line 82 that is shared by MPU 48 and signal processing circuitry 52. MPU 48 also controls an ENABLE line 84 that activates</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>external control of signal processing circuitry 52." (Dowdy 082 at 6:1-6.)</p> <p>"After modifying the values of table entries 72-78 received from signal processing circuitry 52, MPU 48 transmits the updated values to signal processing circuitry 52 (step 218). When entries from NVS 28 reflect replacement values for entries in lookup table 68, MPU 48 transmits the replacement values (step 218) without requesting values from signal processing circuitry and modifying those values (steps 208-216)." (Dowdy 082 at 6:18-25.)</p> <p>"After signal processing circuitry 52 receives the updated values from MPU 48 (step 220), signal processing circuitry 52 uses the updated values in processing the electrical signals from CCD 18 for display on video monitor 20 (step 222). That is, signal processing circuitry 52 uses the updated values in locations 69—rather than the nominal values from lookup table 68—in performing the conversion of the electrical signals from CCD 18 to video signals." (Dowdy 082 at 6:26-33.)</p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p>  <p align="center"><u>Dowdy 082 (Figure 4)</u></p> <p>"MPU 48 controls signal processor 96 in response to signals from button switches 92 and signals from controls in a front panel 100 of camera controller 94. The controls in front panel 100 allow the user of video endoscopy system 10 to configure button switches 92 to perform desired functions. Thus, for example, button switches 92 could be configured to cause signal processor 96 to pause the video image displayed at video monitor 20 (FIG. 1). MPU 48 also displays system parameters at front panel 100, interacts with NVS 28 by downloading information about camera head 12 and updating run time information in NVS 28, updates signal processing</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>parameters in light of the information about camera head 12, and communicates with signal processor 96, all as discussed above." (Dowdy at 6:59-7:5.)</p> <p>Although MPU 48 is located in camera processor 14, it is contained within camera controller 94 which is independent of camera processor 96. Because camera controller 94 and camera processor 96 are independent units housed within camera processor 14, camera controller 94 (and as a result, MPU 48) could have been located in camera head 12. Locating camera controller 94 in the camera head 12 would have been a design option attractive to one of ordinary skill in the art looking to minimize communication circuitry between NVS 28 and MPU 48, as both would be housed within camera 12.</p> <p>"The illuminated object is imaged by a solid-state imaging device located on an image plane, for example, a charge-coupled device (CCD) 17 through an objective 16 locked in an observation window formed in the distal part 14. The CCD 17 photoelectrically converts the optical image." (Oshima 212 at 6:49-53.)</p>

U.S. PATENT NO. 7,471,310

## Claims


## Asaida 782

**in combination with one or more of the following references**



Oshima 212 (Figure 2)


"Reference is now made to FIG. 2, which is an internal block diagram of an endoscope according to a preferred embodiment of the present invention. A miniature endoscope 40 is connected by a wire 42 to an adapter 44. The endoscope 40 comprises an image sensor 46 which may typically comprise a CMOS or CCD or like sensing technology, an

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>optical assembly 48, a light or illumination source 50, communication interface 52 and controller 54. The wired unit of FIG. 2 preferably includes a voltage regulator 56." (Adler 940 at 9:48-57.)</p>  <p><u>Adler 940 (Figure 2)</u></p> <p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-</p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"One of the advantages of CMOS image sensors (CMOS imagers) over CCD imagers is that the CMOS imager chip can include digital signal processing circuitry. In practice, the signal processing is more often performed on a companion chip, in order to provide greater application flexibility. However, CMOS imagers often have integrated analog to digital converters to convert the analog signal to a digital bit stream that can be processed by the companion chip. The digitized information then must be transferred to companion chip or other external devices for picture storage, processing, or transmission." (Chung 290 at 1:17-27.)</p> <p>"FIG. 4 illustrates CMOS video imaging sensing circuitry according to the preferred embodiment disclosed in co-pending U.S. application Ser. No 09/062,343. This circuitry includes a CMOS image sensor chip 50 and an image processor chip 52. The CMOS image sensor chip 50 typically includes a number of light responsive CMOS pixel sensors which develop analog signals representative of an image. These analog signals are then A to D converted by the ADC circuit to form digital signals Din0, Din1 . . . Dinn. The image processor chip 52 includes a data processor 53 which performs various manipulations of the image data such as compression and color processing. The processor 53 may be software driven or a hardware embodiment." (Chung 290 at 2:14-26.)</p>



Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>
<p>a timing generator, generating a timing signal particular to said camera</p>	<p>"The three solid-state image sensors 2R, 2G and 2B, each formed as an above described two-line-concurrent reading high resolution CCD image sensor 2, are driven by a CCD driving circuit, not shown, using a driving clock CK<sub>CCD</sub> having a frequency of, for example, 21.5 MHz." (Asaida 782 at 4:41-46.)</p>	<p>In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal</p>

## Claims

## Asaida 782

head, the timing signal actuating said imager and sent to said camera control unit;





FIG. 1

Asaida 782 (Figure 1)

"[W]ith the present video camera unit, the two-line-concurrent three-color imaging output signals  $S_{RO}$ ,  $S_{RE}$ ,  $S_{GO}$ ,  $S_{GE}$ ,  $S_{BO}$  and  $S_{BE}$ , obtained by the solid-state image sensors 2R, 2G, and 2B, are changed by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE into two-line-concurrent digital three-color signals  $D_{RO}$ ,  $D_{RE}$ ,  $D_{GO}$ ,  $D_{GE}$ ,  $D_{BO}$  and  $D_{BE}$ . The two-line-concurrent digital three-color signals  $D_{RO}$ ,  $D_{RE}$ ,  $D_{GO}$ ,  $D_{GE}$ ,  $D_{BO}$  and  $D_{BE}$ , are converted by the P/S converter 7 into serial data as the camera output data  $HEAD_{OUT}$ , which are serially outputted at the serial input/output port 10 by means of the encoder/decoder 9." (Asaida 782 at 5:50-61.)

## in combination with one or more of the following references


oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)



Okada 852 (Figure 1)

"A first example is configured like the above, and in the example, each television system can be selected by selective switches arranged at the processor or the like, and the state of selection of the switches can be grasped by the second CPU 26. Then, this second CPU 26 reads out the setting data of the selected system from the ROM 27 to set the processing contents of each circuit by this setting data. At the same time, the information of the selected system is also transmitted to the first CPU 20 on the scope side from this second CPU 26, and on this scope side, the selected setting data is read out


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
	<p>"[T]he synchronizing circuit block 19 is supplied with a reference synchronizing signal GENLOCK<sub>REF</sub> for generator locking through synchronizing input terminal 27, while the control circuit block 20 is supplied with a control signal CTL through a control input terminal 28." (Asaida 782 at 7:16-21.)</p> <p>"The encoder/decoder 9 encodes the serial data supplied from P/S converters 7 and 31 and serially transmits the encoded serial data via the serial input/output port 10 to a camera control unit CCU described below, while also decoding various serial data transmitted from the camera control unit CCU to the serial input/output port 10, such as return video signals D<sub>RET</sub>, prompter signals D<sub>PROMPT</sub>, output signals CCU<sub>OUT</sub> from the camera control unit CCU or control data D<sub>CTL</sub>." (Asaida 782 at 7:35-43.)</p> <p>Thus, encoder/decoder 9 transmits either a separate timing signal or a timing signal embedded in the serial data signal received from P/S converter 7 (which originated from image sensors 2R, 2G, and 2B) and sent to the CCU through input/output port 10.</p>	<p>from the ROM 21 by the first CPU 20 to set the processing contents of each circuit, and further, either of the above oscillators 17, 18 is selected and set." (Okada 852 at 4:58-5:3.)</p> <p>"That is, if the NTSC system is selected, the NTSC system oscillator 17 is connected to the timing generator 16 by the switching circuit 19. In this timing generator 16, the oscillating signal with, for example, a frequency of 14.32 MHz generated in the oscillator 17 is divided to form the horizontal synchronization signal with a frequency of 15.734 kHz (fh1) and the vertical synchronization signal with a frequency of 59.94 Hz, and the driving pulse based on this is given to the CCD 1. Then, the picture signal extracted from this CCD 1 is subjected to the digital conversion after passing through the AGC circuit 5 for performing the correlative double sampling and the amplification processing, and as shown in FIG. 2, this digital picture signal is subjected to a specified processing by the DSP circuit 22, and it is supplied to the memory section 24 on the processor side." (Okada 852 at 5:4-20.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1556 331 1661 358">Fig. 2</p>  <p data-bbox="1472 721 1749 748">Okada 852 (Figure 2)</p> <p data-bbox="1218 792 2005 1300">"In this memory section 24, the picture data is written in the imaging memory 24A in the timing of the synchronization signal formed in the timing generator 16, and after that, this picture data is read out in the same timing to be stored in the display memory 24B (as the data corresponding to the number of scanning lines of 525). The data of this display memory 24 is converted into the signals of R, G, and B from the brightness signal and the color difference signal in the Y/C matrix circuit 25 after being converted to the analog signal in the D/A converter 11. Then, each of these signals of R, G, and B is outputted to a monitor of the NTSC system through the isolation device 29 and the buffers 30 (A to C), and consequently, a picture of the NTSC system is displayed on the monitor." (Okada 852 at 5:21-35 (emphasis added).)</p> <p data-bbox="1218 1344 2005 1409">Thus, the timing signal actuates the imager and is sent to the CCU.</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaída 782	in combination with one or more of the following references
		<p>"The sensor 20 is controlled by the timing generator 32 via the CCD clock driver 28. The timing generator 32 has a control input for receiving a new line request signal from the microprocessor 38; the new line request signal thus initiates the generation of clock signals to output a new line from the sensor 20. The digital data from the sensor 20 is temporarily stored in the static RAM line store memory 34, preferably a 64K bit static RAM memory (for example part number IDT7164 made by Integrated Device Technology, Inc.) which is controlled by a line store timing generator 36 so as to serve as a line store. Besides controlling the sensor 20, the CCD timing generator 32 also controls the line store write clock applied to the line store timing generator 36." (Endsley 471 at 3:24-36.)</p> <p>"The output of the line store memory 34 is connected to the host computer 12 via the USB device interface 40, which operates at a maximum data rate of 12M bits/sec." (Endsley 471 at 3:37-39.)</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p align="center">FIG. 1</p> <p align="center"><u>Endsley 471 (Figure 1)</u></p> <p>The USB Device 40 transmits either a separate timing signal (<i>see, e.g.</i>, Section 5.10.2 of USB Spec. Rev. 1.0) or a timing signal embedded in the serial data signal sent to the CCU.</p>
<p>at least one digital serial driver;</p>	<p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data HEAD<sub>OUT</sub>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p> <p>To the extent this element is not expressly disclosed, it is inherent in Asaida 782. It would be within the knowledge of one of ordinary skill in the art at the time of the alleged invention that transmitting a serial digital signal over a cable would necessarily require a driver to drive the signal and a receiver to receive the signal.</p> <p>Even if a piece of prior art does not expressly disclose a particular</p>	<p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p> <p>Specifically, section 7.1.1 of the USB Specification Revision 1.0 is directed to "USB Driver Characteristics":</p> <p>"The USB uses a differential output driver to drive the USB data signal onto the USB cable. The static output swing of the driver in its low state must be below the VOL of 0.3 V with a 1.5 kW load to 3.6 V and in its high state must be above the VOH of 2.8 V with a 15 kW load to ground as</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
	<p>limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok., Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>listed in Table 7-4. The output swings between the differential high and low state must be well balanced to minimize signal skew. Slew rate control on the driver is required to minimize the radiated noise and cross talk. The driver's outputs must support three-state operation to achieve bi-directional half duplex operation. High impedance is also required to isolate the port from downstream devices that are being hot inserted or which are connected but powered down. The driver must tolerate a voltage on the signal pins of -0.5 V to 3.8 V with respect to local ground reference without damage. It must tolerate this voltage for 10.0 <math>\mu</math>s while the driver is active and driving, and tolerate the condition indefinitely when the driver is in its high impedance state." (USB Spec. Rev. 1.0 at 111-13.)</p>  <p>USB Spec. Rev. 1.0 (Figure 7-1)</p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1323 324 1890 682" data-label="Diagram"> </div> <p align="center">FIG. 1</p> <p align="center"><u>Endsley 471 (Figure 1)</u></p> <p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-19 (emphasis added).)</p>



U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		 <p><u>Adler 940 (Figure 4)</u></p> <p><i>Alternatively</i>, this limitation is met if USB is used, rather than LVDS, as a communications medium between the endoscope 10 and processing device 30 as contemplated by the following disclosure.</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (<u>the USB input for example</u>).\" (Adler 940 at 9:24-38 (emphasis added).)</p> <p>A driver would necessarily be required to drive a USB signal over wire connection 20. To the extent this element is not expressly disclosed, it is inherent in Adler 940.</p> <p>Specifically, section 7.1.1 of the USB Specification Revision 1.0 is directed to \"USB Driver Characteristics\":</p> <p>\"The USB uses a differential output driver to drive the USB data signal onto the USB cable. The static output swing of the driver in its low state must be below the VOL of 0.3 V with a 1.5 kW load to 3.6 V and in its high state must be above the VOH of 2.8 V with a 15 kW load to ground as listed in Table 7-4. The output swings between the differential high and low state must be well balanced to minimize signal skew. Slew rate control on the driver is required to minimize the radiated noise and cross talk. The driver's outputs must support three-state operation to achieve bi-directional half duplex operation. High impedance is also required to isolate the port from downstream devices that are being hot inserted or which are connected but powered down. The driver must tolerate a voltage on the signal pins of</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>-0.5 V to 3.8 V with respect to local ground reference without damage. It must tolerate this voltage for 10.0 <math>\mu</math>s while the driver is active and driving, and tolerate the condition indefinitely when the driver is in its high impedance state." (USB Spec. Rev. 1.0 at 111-13.)</p>  <p>USB Spec. Rev. 1.0 (Figure 7-1)</p> <p>"TIA/EIA-644, otherwise known as LVDS, is a signaling method used for high-speed, low-power transmission of binary data over copper. This signaling technique uses lower output-voltage levels than the 5-V differential standards (such as TIA/EIA-422B) to reduce power consumption, increase switching speed, and allow operation with a 3.3-V supply rail. The LVDS current-mode drivers create a differential voltage (250 mV to 450 mV) across a 100-<math>\Omega</math> load. The LVDS receiver detects signals as low as <math>\pm 100</math> mV with as much as <math>\pm 1</math>-V ground noise. The standard specifies a recommended maximum data rate of 655 Mbit/s (and a theoretical maximum of 1.923 Gbit/s on a lossless line)." (TI LVDS at 1.)</p> <p>"The intended application of this signaling technique is for</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>baseband data transmission over controlled impedance media of approximately 100 <math>\Omega</math>, where the transmission media may be printed circuit board (PCB) traces, backplanes, or cables." (TI LVDS at 1.)</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p> <div data-bbox="1360 625 1858 987"> </div> <p align="center">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p align="center"><u>TI LVDS (Figure 1)</u></p> <p>"The LVDS driver produces a differential voltage across a 100-<math>\Omega</math> load in the range of 247 mV to 454 mV with a typical offset voltage of 1.2 V relative to ground (see Figure 2). Most drivers are commonly implemented as current-mode devices, which allow frequency to be virtually independent of power consumption. These two characteristics, low voltage swings and constant current, allow LVDS drivers to operate at higher data rates and lower power dissipation."</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>(TI LVDS at 2.)</p> <p>"As the need for higher bandwidth accelerates, system designers are choosing differential signaling to satisfy high bandwidth requirements while reducing power, increasing noise immunity, and decreasing EMI emissions. LVDS is a low swing, differential signaling technology providing very fast data transmission, common-mode noise rejection, and low power consumption over a broad frequency range. The Virtex-E family delivers the programmable industry's highest bandwidth and most flexible differential signaling solution for direct interfacing to industry-standard LVDS devices." (Virtex-E LVDS at 1.)</p> <p>"With up to 36 I/O pairs operating at 622 Megabits per second (Mb/s) or up to 344 I/O pairs operating at over 311 Mb/s, the Virtex-E family supports multiple 10 Gb/s ports while maintaining high signal integrity with low power consumption. Unlike other PLD solutions, all Virtex-E LVDS I/Os support input, output, and I/O signaling, providing a system designer unparalleled flexibility in board layout." (Virtex-E LVDS at 1.)</p> <p>Advantages of LVDS include:</p> <ul style="list-style-type: none"> <li>• LVDS is specified to be technology and process independent.</li> <li>• LVDS is EMI tolerant. Common-mode noise is equally removed by two conductors and rejected by the receiver.</li> <li>• No transmission medium is defined in the standard. The medium can be tailored to meet the specific application</li> </ul>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>requirements.</p> <ul style="list-style-type: none"> <li>• The typical LVDS voltage swing is 350 mV, resulting in a higher transfer rate and lower power consumption." (Virtex-E LVDS at 2.)</li> </ul> <p>"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E family supports both LVDS configurations.</p> <p><b>Point-to-Point</b>  <u>In point-to-point configuration, there is one transmitter and one receiver. The LVDS driver is a current source that drives a differential pair of lines. The typical current drive is 3.5 mA.</u> The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</p> <p><b>Multi-Drop</b>  A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver.</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaída 782	in combination with one or more of the following references
		<p>The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p>  <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p>Chung 290 (Figure 4)</p>
a processor, and	<p>"The signal processing section 8 adds the two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, supplied from the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, for each of the color signals, in such a manner that switching between upper and lower lines on both sides of a center line is done on a field-by-field basis to form interlaced digital three-color signals <math>D_R</math>, <math>D_G</math> and <math>D_B</math>. The signal processing section 8 also processes the digital three color signals <math>D_R</math>, <math>D_G</math> and <math>D_B</math> using, for example, gamma correction and image enhancement." (Asaida 782 at 5:62-6:4.)</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20,</p>



# U.S. PATENT NO. 7,471,310

## Claims

## Asaida 782

## in combination with one or more of the following references





FIG. 1

Asaida 782 (Figure 1)

Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. *See Arthrocare Corp. v. Smith & Nephew, Inc.*, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing *Helifix Ltd. v. Blok-Lok, Ltd.*, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).

Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the

either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)



Okada 852 (Figure 1)


"A digital section 30 includes a CCD timing generator 32, a static RAM line store memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 471 at 3:19-22.)

"The USB interface 40, which may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor, reads data from the line store 34." (Endsley 471 at 3:43-46.)

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
	alleged invention of the '310 patent.	<p>FIG. 1</p> <p><b>Endsley 471 (Figure 1)</b></p> <p>"A regulator 19, a programmable nonvolatile memory 20, a CPU 21, a selector (SEL) 22, a supply voltage detector 23, a scope switch 24, and a connector 25 are arranged behind the rear end of the insertion unit 11 of the endoscope 2. The regulator 19 converts a CCD driving voltage fed from a CCD driving power supply 18 incorporated in the image processing apparatus 3A into a desired voltage. The programmable nonvolatile memory 20 in which the endoscope-related data is stored is realized with an EEPROM, a flash ROM, an FRAM, or an MRAM." (Oshima 212 at 6:54-63.)</p> <p>"The CPU 21 includes a one-chip microcomputer for performing a plurality of arithmetic operations including communication and writing, or reading. Specifically, the CPU 21 transmits or receives the endoscope-related data to or from the image processing apparatus 3A through a serial</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>interface, and writes or reads the endoscope-related data in or from the nonvolatile memory 20. The CPU 21 includes a ROM, a RAM, a watchdog timer (WDT), a serial controller (S10), a parallel controller (P10), and a counter (CTC). The selector 22 acts as a serial interface means for transmitting or receiving the endoscope-related data over a sole signal line 49. The supply voltage detector 23 detects a fluctuation or drop in supply voltage and outputs a reset signal, thus preventing a malfunction of the CPU 21 or the nonvolatile memory 20." (Oshima 212 at 6:63-7:10.)</p>

U.S. PATENT NO. 7,471,310


Claims	Asaida 782	in combination with one or more of the following references
		 <p>Oshima 212 (Figure 2)</p>
<p>a memory device, accessible by said processor,</p>	<p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005)</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
containing camera head information;	<p>(citing <i>Helifix Ltd. v. Blok-Lok., Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p> <p>Fig. 1</p> <p>Okada 852 (Figure 1)</p> <p>"The NTSC crystal oscillator 17 generates a signal with a frequency of about 14.32 MHz (<math>N \cdot fh1</math>), and the PAL oscillator 18 on the other side may be an oscillator which generates a signal with the above mentioned frequency of about 17.73 MHz, but in this example, an oscillator which generates a signal with a frequency of <math>N \cdot fh2</math> [<math>N</math> times the frequency of the horizontal synchronization signal of 15.625 kHz (<math>=fh2</math>)] near the NTSC oscillation frequency is used. Consequently, the change of the circuit member relating to</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>the drive operation, the setting of a constant, or the like become easy. Moreover, to the first CPU 20, <u>a ROM 21 storing setting data for the control meeting the NTSC system or the PAL system is connected.</u>" (Okada 852 at 4:16-28 (emphasis added).)</p> <p>"A first example is configured like the above, and in the example, each television system can be selected by selective switches arranged at the processor or the like, and the state of selection of the switches can be grasped by the second CPU 26. Then, this second CPU 26 reads out the setting data of the selected system from the ROM 27 to set the processing contents of each circuit by this setting data. <u>At the same time, the information of the selected system is also transmitted to the first CPU 20 on the scope side from this second CPU 26, and on this scope side, the selected setting data is read out from the ROM 21 by the first CPU 20 to set the processing contents of each circuit, and further, either of the above oscillators 17, 18 is selected and set.</u>" (Okada 852 at 4:58-5:3 (emphasis added).)</p> <p>"A digital section 30 includes a CCD timing generator 32, a static RAM line store memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 471 at 3:19-22.)</p> <p>"The output of the line store memory 34 is connected to the host computer 12 via the USB device interface 40, which operates at a maximum data rate of 12M bits/sec. (See the article 'Universal Serial Bus to Simplify PC I/O', by Michael</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>Slater in Microprocessor Report, Volume 9, Number 5, Apr. 17, 1995 for more detail about the benefits of the USB interface.) The USB interface 40, which may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor, reads data from the line store 34." (Endsley 471 at 3:37-46.)</p> <p>"[T]he present invention includes a novel way of 'line throttle clocking' the image sensor 20 by varying a line blanking interval 68 from line to line, as shown in FIG. 5, so as to transfer lines of data from the CCD image sensor 20 into the line store memory 34 at the appropriate time." (Endsley 471 at 4:54-59.)</p> <p>"FIG.5 shows that, once the image data is transferred by the readout pulse 60 to the light-protected vertical registers 50, the line clocking is 'throttled' to accommodate the storage capacity of the line store memory 34. The line store memory 34 is capable of storing a small number of lines of data and provides block transfer capability at low cost. Whenever the line store memory 34 has sufficient room to accommodate a new line of image data, the timing generator 32 creates the vertical and horizontal timing pulses 62 and 64 needed to read out the next line from the image sensor, as shown in FIG. 5, and then returns to a wait state until sufficient data is transferred from the line store memory 34 to the computer 12 so as to provide room for the next line. Since the waiting period (equal to the line blanking time) depends on the USB bus traffic, the line readout times and frame readout times are variable, rather than fixed, as in prior art cameras." (Endsley</p>

U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>471 at 4:60-5:9.)</p>  <p>FIG. 1</p> <p>Endsley 471 (Figure 1)</p> <p><b>Alternatively</b>, this limitation is met by memory in the USB device interface that contains information related to USB descriptors.</p> <p>"The USB interface 40 . . . may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor." (Endsley 471 at 3:43-45.) "USB devices report their attributes using descriptors. A descriptor is a data structure with a defined format. Each descriptor begins with a byte-wide field that contains the total number of bytes in the descriptor followed by a byte-wide field that identifies the descriptor type.</p> <p>"Using descriptors allows concise storage of the attributes of individual configurations because each configuration may</p>




U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>reuse descriptors or portions of descriptors from other configurations that have the same characteristics. In this manner, the descriptors resemble individual data records in a relational database." (USB Spec. Rev. 1.0 at 181.)</p> <p>"A device descriptor describes general information about a USB device. It includes information that applies globally to the device and all of the device's configurations. A USB device has only one device descriptor." (USB Spec. Rev. 1.0 at 182.)</p> <p>"An apparatus sends electrical signals that represent an optical image to a processor for conversion to video signals suitable for display on a display device. The apparatus includes a device for insertion into a region to be viewed for developing an optical image of the region, an imager for generating electrical signals that represent the optical image, and a digital memory for storing information about the imager. The device is adapted to be connected to the processor so that the processor can receive the electrical signals from the imager and obtain information from the digital memory. The processor uses the information from the digital memory in performing the conversion." (Dowdy 082 at Abstract.)</p> <p>"The camera head and endoscope are typically detachable as a unit from the control unit so that a variety of camera heads can be used with a single control unit. This offers a number of advantages. For example, if a first camera head fails, the control unit can be operated with another camera head while</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>the first camera head is being serviced. Also, different types of camera heads, each of which may be most useful for certain procedures, can be used with a single control unit so as to avoid the expense of purchasing and maintaining multiple control units." (Dowdy 082 at 1:25-34 (Background of the Invention).)</p> <p>"In one general aspect, this invention features an apparatus for providing electrical signals that represent an optical image to a processor for conversion to video signals suitable for display on a display device. The apparatus includes a device for insertion into a region to be viewed for developing an optical image of the region, an imager for generating electrical signals that represent the optical image, and a digital memory for storing information about the imager. The device is adapted to be connected to the processor so that the processor can receive the electrical signals from the imager and obtain information from the digital memory. The processor uses the information from the digital memory in performing the conversion." (Dowdy 082 at 1:38-50 (Summary of the Invention).)</p> <p>"The digital memory stores information about the configuration of the imager. This information can include the location of the imager relative to the device. For example, the information identifies whether the imager is located at the distal end or the proximal end of the device. The imager is a charge coupled device. The information identifies an optical format size of the charge coupled device." (Dowdy 082 at 1:53-59.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"The digital memory also stores information about variations in performance characteristics of the imager relative to nominal performance characteristics. When the apparatus includes optics, the information in the digital memory accounts for variations in performance characteristics of the optics relative to nominal performance characteristics. Similarly, when the imager includes a charge coupled device or a cable for connection to the processor, the information accounts for variations in performance characteristics of the charge coupled device or the cable relative to nominal performance characteristics. The information also identifies variations in luminance and color reproduction by the imager." (Dowdy 082 at 1:60-2:5 (Summary of the Invention).)</p> <p>"When the apparatus is designed for application to particular regions, the information identifies characteristics of the region to be viewed by the imager. This allows the processor to optimize the conversion for parameters that are desirable in a particular application." (Dowdy 082 at 2:6-10.)</p> <p>"In one embodiment, the digital memory is a non-volatile storage device, and can be implemented using an EEPROM." (Dowdy 082 at 2:16-17.)</p> <p>"When the information stored in the digital memory identifies the configuration of the device, the processor modifies the conversion based on the configuration. This allows the processor to automatically optimize the</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>conversion for different configurations of the device." (Dowdy 082 at 2:34-38.)</p> <p>"Referring also to FIG. 2, to enable different types of camera heads 12 to be used with camera processor 14 without impacting the quality of the video image displayed on video monitor 20, each camera head 12A, 12B (referred to generally with reference numeral 12) includes a non-volatile storage device ("NVS") 28 that stores information identifying the configuration 30 of the particular camera head 12A, 12B. Camera processor 14 uses the information stored in NVS 28 to modify processing of the electrical signals produced by camera head 12, and thereby accounts for the properties of the configuration 30 to which camera head 12 belongs. In a preferred embodiment, NVS 28 is implemented as an electrically erasable programmable read only memory ("EEPROM"). One such EEPROM is an eight pin, 256 byte storage capacity memory available from the Xicor Corp. as model number 24XC02." (Dowdy 082 at 3:62-4:10.)</p> <p style="text-align: center;"><b>FIG. 1</b></p>

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1465 370 1755 402"><u>Dowdy 082 (Figure 1)</u></p>  <p data-bbox="1682 854 1745 878">FIG. 2</p> <p data-bbox="1465 946 1755 979"><u>Dowdy 082 (Figure 2)</u></p> <p data-bbox="1220 1019 2007 1416">"In addition to variations caused by the configuration of camera head 12, the electrical signals produced by camera head 12 can also vary, because performance characteristics of camera heads 12 tend to vary from device to device. These variations, which are caused primarily by differences in optics, CCDs 18, and cables 32 that are attached to camera heads 12 and connect camera heads 12 to camera processor 14, can adversely affect the ability of a camera head 12 to produce electrical signals that result in an optimal video image. Thus, to further ensure consistent performance when different camera heads 12 are used, NVS 28 also stores</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>information that identifies variations in the performance characteristics of a particular camera head 12 from nominal values." (Dowdy 082 at 4:11-24.)</p> <p>"To enable the video image produced at video monitor 20 to be optimized for certain procedures, the NVS 28 of a camera head 12 designed for those procedures can include information 42 that is used by camera processor 14 to optimize certain signal processing attributes. For example, in a camera head 12 designed for procedures requiring improved edge definition, NVS 28 stores edge enhancement information 42 that replaces nominal edge enhancement values stored within and used by camera processor 14. Similarly, in camera heads 12 designed for procedures in which the white or grey brightness ranges are of particular interest, NVS 28 stores information 42 that modifies, respectively, operation of the so-called "knee circuit" (which implements a nonlinear function for compressing, rather than clipping, the upper level, white, component of the video signal) and the operation of the so-called "gamma circuit" (which implements a nonlinear function for optimizing the median level, grey, component of the video signal) implemented by signal processor 14." (Dowdy 082 at 4:36-54.)</p> <p>"For servicing and other purposes, NVS 28 also stores information that identifies the serial number 44 of camera head 12 and a measure 46, in minutes and hours, of the run time that camera head 12 has experienced." (Dowdy 082 at 4:55-58.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"Referring also to FIG. 3, MPU 48 uses the information stored in NVS 28 to control the operation of CCD driver 50 and signal processing circuitry 52. When the user connects cable 32 of camera head 12 to camera processor 14, and, if necessary, powers up video endoscopy system 10, MPU 48 detects the connection and responds by downloading the information from NVS 28 into a memory 58, such as a RAM, of MPU 48 (step 200). MPU 48 reads the stored information out of NVS 28 through a serial data link in cable 32 that includes a CLOCK line 60 controlled by MPU 48 and a DATA line 62 that is shared by NVS 28 and MPU 48." (Dowdy 082 at 5:9-19.)</p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1327 331 1890 734" data-label="Diagram"> </div> <p align="center"><b>FIG. 4</b></p> <p align="center"><u>Dowdy 082 (Figure 4)</u></p> <p>"MPU 48 controls signal processor 96 in response to signals from button switches 92 and signals from controls in a front panel 100 of camera controller 94. The controls in front panel 100 allow the user of video endoscopy system 10 to configure button switches 92 to perform desired functions. Thus, for example, button switches 92 could be configured to cause signal processor 96 to pause the video image displayed at video monitor 20 (FIG. 1). MPU 48 also displays system parameters at front panel 100, interacts with NVS 28 by downloading information about camera head 12 and updating run time information in NVS 28, updates signal processing parameters in light of the information about camera head 12, and communicates with signal processor 96, all as discussed above." (Dowdy at 6:59-7:5.)</p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"A nonvolatile, programmable memory is incorporated in an endoscope. Endoscope-related data closely relevant to the endoscope, such as, an endoscope model name and the number of power feeds are stored in the nonvolatile memory. The endoscope is connected to an external image processing apparatus, and endoscope-related data is read from the nonvolatile memory. Based on the read endoscope-related data, the use situation of the endoscope is grasped or the endoscope is managed. The number of power feeds is varied depending on the use situation of the endoscope, and written in the nonvolatile memory. Thus, the endoscope-related data is used to maintain the endoscope and reduce a load to be incurred by the external image processing apparatus that is a connected apparatus. Consequently, the endoscope can be managed and maintained easily using a small software system." (Oshima 212 at Abstract.)</p> <p>"[An] object of the present invention is to provide an endoscope system in which endoscope-related data including a use situation of an endoscope can be checked readily." (Oshima 212 at 1:60-62.)</p> <p>"A regulator 19, a programmable nonvolatile memory 20, a CPU 21, a selector (SEL) 22, a supply voltage detector 23, a scope switch 24, and a connector 25 are arranged behind the rear end of the insertion unit 11 of the endoscope 2. The regulator 19 converts a CCD driving voltage fed from a CCD driving power supply 18 incorporated in the image processing apparatus 3A into a desired voltage. The programmable nonvolatile memory 20 in which the</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>endoscope-related data is stored is realized with an EEPROM, a flash ROM, an FRAM, or an MRAM." (Oshima 212 at 6:54-63.)</p> <p>"Especially important data out of endoscope-related data storable in the nonvolatile memory 20 includes, for example, an endoscope model name, the structure of the distal part of an endoscope, a cleaning tube/adaptor name, a CCD model name, a type of optical filter in a CCD, information relating to the channels in an endoscope, information relating to the switches on an endoscope, a version number, and identification data." (Oshima 212 at 29:16-25.)</p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"The connected apparatus 3A uses connection sensing means (not shown) incorporated in the endoscope and the connected apparatus to judge whether it has been connected to the endoscope 2 (S321). If connection is sensed, identification data or an endoscope model name is read first (S322)." (Oshima 212 at 29:66-30:4.)</p> <p>"From the foregoing description of the prior art, it is clear that the 'bad pixel' data is never transferred to the camera portion, but instead remains in the local controller memory. Accordingly if a camera has been subjected to pixel evaluation for existence of blemishes using a CCU with a blemish compensating capacity as described above, another camera cannot be used in its place with the same CCU unless the CCU blemish compensator is again operated to evaluate the pixels of the new camera. Moreover, assuming that blemish compensation is desired, a camera that has been evaluated by the CCU of Fig. 1 is not interchangeable with another like blemish compensator-equipped CCU unless it is first re-evaluated for blemishes." (Zu 391 at 5-6.)</p> <p>"This non-interchangeability of cameras with a CCU is especially limiting in the case of video endoscopes. During surgery, it may be necessary to employ two or more video endoscopes when only one CCU may be available. With a compensator-equipped CCU as shown in Fig. 1, substitution of one video camera endoscope for another may be frustrated by the need to first evaluate the camera for blemishes and record the 'bad pixels' in the CCU's digital memory so that</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>compensation may be accomplished when video information is acquired by the endoscope's camera." (Zu 391 at 6.)</p> <p>"The object of this invention is to facilitate use of video cameras having known pixel blemishes with different camera control units." (Zu 391 at 6.)</p> <p>"The present invention comprises incorporating into a CCD-type video camera an electronically programmable non-volatile memory which stores the location of 'bad' pixels and is controlled by a device which is located remotely from the camera in a separate CCU. This arrangement assures that video cameras are interchangeable with CCU's regardless of CCD blemish content." (Zu 391 at 6.)</p> <p>"Fig. 2 illustrates the invention. Except as described hereinafter, the system shown in Fig. 2 incorporates the same elements and the same functions as the system of Fig. 1, and identical elements are identified by the same numerals. In this case, the camera 2 is modified by incorporating therein an electronically programmable non-volatile digital memory 42 which is coupled to camera connector 14 via a suitable bus 44." (Zu 391 at 7.)</p>

## Claims

Asaida 782

in combination with one or more of the following references





FIG. 2

Zu 391 (Figure 2)

"In the operational mode, the data in memory 42 is transferred to memories 46 and 48 whenever the unit is energized. The blemish compensation operation is then performed by the blemish compensator 22 using pixel address data downloaded from camera memory 42. The pixel address data is downloaded from camera memory 42 to blemish compensator memory 48 by the controller 20 via the buses 44 and 52." (Zu 391 at 8.)

"When the operational mode is initiated with the camera coupled to a CCU 4 as described, the controller 22 downloads the pixel address data from the camera's memory 42 to the protected local memory 46 of the controller 20. Subsequently that data is loaded into the volatile memory 48 of the blemish compensator 22. Typically this data transfer from camera memory 42 to the local memory 46 of the controller occurs after a forced rest imposed by controller 20, which clears, resets, and reloads all non-protected CCU

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		memory." (Zu 391 at 9.)
said camera control unit having at least one digital serial receiver and	<p>"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable, not shown, constituting transmission means." (Asaida 782 at 8:5-10.)</p> <p>To the extent this element is not expressly disclosed, it is inherent in Asaida 782. It would be within the knowledge of one of ordinary skill in the art at the time of the alleged invention that transmitting a serial digital signal over a cable would necessarily require a driver to drive the signal and a receiver to receive the signal.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p> <p>Specifically, section 7.1.2 of the USB Specification Revision 1.0 is directed to "Receiver Characteristics":</p> <p>"A differential input receiver must be used to accept the USB data signal. The receiver must feature an input sensitivity of at least 200 mV when both differential data inputs are in the range of at least 0.8 V to 2.5 V with respect to its local ground reference. This is called the common mode input voltage range. Proper data reception is also required when the differential data lines are outside the common mode range, as shown in Figure 7-4. The receiver must tolerate static input voltages between -0.5 V to 3.8 V with respect to its local ground reference without damage. In addition to the differential receiver, there must be a single-ended receiver for each of the two data lines. The receivers must have a switching threshold between 0.8 V and 2.0 V (TTL inputs). It is recommended that the single-ended receiver have some hysteresis to reduce its sensitivity to noise." (USB Spec. Rev. 1.0 at 113.)</p>


Claims	Asaida 782	in combination with one or more of the following references
		 <p>FIG. 1</p> <p><u>Endsley 471 (Figure 1)</u></p> <p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-19 (emphasis added).)</p> <p>If the endoscope uses an LVDS transmitter to drive the data</p>




**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>through communication link 20 to the processing device 30, the processing device 30 must necessarily receive the data with a digital serial receiver.</p> <p><i>Alternatively</i>, this limitation is met if USB is used, rather than LVDS, as a communications medium between the endoscope 10 and processing device 30 as contemplated by the following disclosure.</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (<u>the USB input for example</u>)."</p> <p>(Adler 940 at 9:24-38 (emphasis added).)</p> <p>A receiver would necessarily be required to receive a USB signal over wire connection 20. To the extent this element is not expressly disclosed, it is inherent in Adler 940.</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>Specifically, section 7.1.2 of the USB Specification Revision 1.0 is directed to "Receiver Characteristics":</p> <p>"A differential input receiver must be used to accept the USB data signal. The receiver must feature an input sensitivity of at least 200 mV when both differential data inputs are in the range of at least 0.8 V to 2.5 V with respect to its local ground reference. This is called the common mode input voltage range. Proper data reception is also required when the differential data lines are outside the common mode range, as shown in Figure 7-4. The receiver must tolerate static input voltages between -0.5 V to 3.8 V with respect to its local ground reference without damage. In addition to the differential receiver, there must be a single-ended receiver for each of the two data lines. The receivers must have a switching threshold between 0.8 V and 2.0 V (TTL inputs). It is recommended that the single-ended receiver have some hysteresis to reduce its sensitivity to noise." (USB Spec. Rev. 1.0 at 113.)</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1339 329 1881 727"></div> <p data-bbox="1396 743 1864 760">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p data-bbox="1482 805 1740 834"><u>TI LVDS (Figure 1)</u></p> <p data-bbox="1220 878 2003 1133">"The recommended voltage applied to the receiver is between ground and 2.4 V with a common mode range of 0.2 V to 2.2 V. The receiver has a sensitivity level of <math>\pm 100</math> mV to correctly assume the intended binary state (see Figure 2). The LVDS interconnecting media must be matched with the 100-<math>\Omega</math> termination resistor located at the inputs of the receiver." (TI LVDS at 4.)</p> <p data-bbox="1220 1177 1948 1279">"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E family supports both LVDS configurations.</p> <p data-bbox="1220 1323 1413 1352"><b>Point-to-Point</b></p> <p data-bbox="1220 1360 2003 1425"><u>In point-to-point configuration, there is one transmitter and one receiver.</u> The LVDS driver is a current source that drives</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>a differential pair of lines. The typical current drive is 3.5 mA. The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</p> <p><b>Multi-Drop</b>  A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p>  <p style="text-align: right;">x232_02_002499</p> <p><b>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</b></p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p align="center"><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal <math>D_{in0}</math>, <math>D_{in1}</math> . . . <math>D_{inn}</math>, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal <math>D_{out0}</math>, <math>D_{out1}</math>, . . . <math>D_{outn}</math>, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p> 

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<u>Chung 290 (Figure 4)</u>
is controlled based at least in part upon said timing signal particular to said camera head;	<p>"[W]ith the present video camera unit, the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math>, obtained by the solid-state image sensors 2R, 2G, and 2B, are changed by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE into two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>. The two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, are converted by the P/S converter 7 into serial data as the camera output data <math>HEAD_{OUT}</math>, which are serially outputted at the serial input/output port 10 by means of the encoder/decoder 9." (Asaida 782 at 5:50-61.)</p> <p>"[T]he synchronizing circuit block 19 is supplied with a reference synchronizing signal <math>GENLOCK_{REF}</math> for generator locking through synchronizing input terminal 27, while the control circuit block 20 is supplied with a control signal CTL through a control input terminal 28." (Asaida 782 at 7:16-21.)</p> <p>"The encoder/decoder 9 encodes the serial data supplied from P/S converters 7 and 31 and serially transmits the encoded serial data via the serial input/output port 10 to a camera control unit CCU described below, while also decoding various serial data transmitted from the camera control unit CCU to the serial input/output port 10, such as return video signals <math>D_{RET}</math>, prompter signals <math>D_{PROMPT}</math>, output signals <math>CCU_{OUT}</math> from the camera control unit CCU or control data <math>D_{CTL}</math>." (Asaida 782 at 7:35-43.)</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p> <div data-bbox="1333 954 1879 1291" data-label="Diagram"> </div> <p><u>Okada 852 (Figure 1)</u></p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
	<p>Thus, encoder/decoder 9 transmits either a separate timing signal or a timing signal embedded in the serial data signal received from P/S converter 7 (which originated from image sensors 2R, 2G, and 2B) and sent to the CCU through input/output port 10. The CCU is controlled based at least in part upon the timing signal.</p>	<p>"A first example is configured like the above, and in the example, each television system can be selected by selective switches arranged at the processor or the like, and the state of selection of the switches can be grasped by the second CPU 26. Then, this second CPU 26 reads out the setting data of the selected system from the ROM 27 to set the processing contents of each circuit by this setting data. At the same time, the information of the selected system is also transmitted to the first CPU 20 on the scope side from this second CPU 26, and on this scope side, the selected setting data is read out from the ROM 21 by the first CPU 20 to set the processing contents of each circuit, and further, either of the above oscillators 17, 18 is selected and set." (Okada 852 at 4:58-5:3.)</p> <p>"That is, if the NTSC system is selected, the NTSC system oscillator 17 is connected to the timing generator 16 by the switching circuit 19. In this timing generator 16, the oscillating signal with, for example, a frequency of 14.32 MHz generated in the oscillator 17 is divided to form the horizontal synchronization signal with a frequency of 15.734 kHz (fh1) and the vertical synchronization signal with a frequency of 59.94 Hz, and the driving pulse based on this is given to the CCD 1. Then, the picture signal extracted from this CCD 1 is subjected to the digital conversion after passing through the AGC circuit 5 for performing the correlative double sampling and the amplification processing, and as shown in FIG. 2, this digital picture signal is subjected to a specified processing by the DSP circuit 22, and it is supplied to the memory section 24 on the processor</p>

U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>side." (Okada 852 at 5:4-20.)</p> <p style="text-align: center;">Fig. 2</p> <p style="text-align: center;"><u>Okada 852 (Figure 2)</u></p> <p>"In this memory section 24, the picture data is written in the <u>imaging memory 24A in the timing of the synchronization signal formed in the timing generator 16, and after that, this picture data is read out in the same timing to be stored in the display memory 24B (as the data corresponding to the number of scanning lines of 525)</u>. The data of this display memory 24 is converted into the signals of R, G, and B from the brightness signal and the color difference signal in the Y/C matrix circuit 25 after being converted to the analog signal in the D/A converter 11. Then, each of these signals of R, G, and B is outputted to a monitor of the NTSC system through the isolation device 29 and the buffers 30 (A to C), and consequently, a picture of the NTSC system is displayed on the monitor." (Okada 852 at 5:21-35 (emphasis added).)</p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>Thus, the CCU is controlled at least in part based upon said timing signal.</p> <p>"The output of the line store memory 34 is connected to the host computer 12 via the USB device interface 40, which operates at a maximum data rate of 12M bits/sec." (Endsley 471 at 3:37-39.)</p> <p>"[T]he present invention includes a novel way of 'line throttle clocking' the image sensor 20 by varying a line blanking interval 68 from line to line, as shown in FIG. 5, so as to transfer lines of data from the CCD image sensor 20 into the line store memory 34 at the appropriate time." (Endsley 471 at 4:54-59.)</p> <p>"FIG.5 shows that, once the image data is transferred by the readout pulse 60 to the light-protected vertical registers 50, the line clocking is 'throttled' to accommodate the storage capacity of the line store memory 34. The line store memory 34 is capable of storing a small number of lines of data and provides block transfer capability at low cost. Whenever the line store memory 34 has sufficient room to accommodate a new line of image data, the timing generator 32 creates the vertical and horizontal timing pulses 62 and 64 needed to read out the next line from the image sensor, as shown in FIG. 5, and then returns to a wait state until sufficient data is transferred from the line store memory 34 to the computer 12 so as to provide room for the next line. Since the waiting period (equal to the line blanking time) depends on the USB bus traffic, the line readout times and frame readout times are</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>variable, rather than fixed, as in prior art cameras." (Endsley 471 at 4:60-5:9.)</p> <p>The USB Device 40 transmits either a separate timing signal (<i>see, e.g.</i>, Section 5.10.2 of USB Spec. Rev. 1.0) or a timing signal embedded in the serial data signal sent to the CCU. The CCU is controlled based at least in part upon the timing signal.</p>
wherein a plurality of camera heads, each with differing timing signals, are attachable to and controlled by said camera control unit.	<p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)." (Endsley 613 at 3:24-31.)</p> <p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 613 at 3:31-37.)</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1312 329 1896 695" data-label="Diagram"> <p align="center">FIG. 1</p> </div> <p align="center"><u>Endsley 613 (Figure 1)</u></p> <p>The camera control unit disclosed and claimed in Endsley 471 is host computer 12, which is a general purpose computer that is attachable to a plurality of camera heads via USB cable 42.</p> <p>Indeed, "[t]he goal [of the USB specification] is to enable such devices from different vendors to inter-operate in an open architecture. The specification is intended as an enhancement to the PC architecture spanning portable, business desktops, and home environments. It is intended that the specification allow system OEMs and peripheral developers adequate room for product versatility and market differentiation without the burden of carrying obsolete interfaces or losing compatibility." (USB Spec. Rev. 1.0 at 11.)</p> <p>"The advantage of this invention is that once blemishes are</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		located, this information is translated to the non-volatile memory in the camera so that it is accessible by any CCU to which the camera is attached." (Zu 391 at 10.)
10. The video imaging system according to claim 9 wherein said camera head produces analog image data, said camera head further comprising a converter, for converting an analog image signal to a digital image signal.	<p>See Claim 9. The analysis of Claim 9 is incorporated by reference in its entirety.</p> <p>"The two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math>, processed for level adjustment by the level adjustment circuits 4RO, 4RE, 4GO, 4GE, 4BO and 4BE, are transmitted by means of low-pass filters 5RO, 5RE, 5GO, 5GE, 5BO and 5BE, respectively, to A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, functioning as analog/ digital converting means, respectively." (Asaida 782 at 5:14-22.)</p> <p>"A driving clock <math>CK_{AD}</math> having a frequency four times the frequency of the color subcarrier frequency <math>f_{SC}</math>, or <math>4f_{SC}</math>, is supplied to the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, by means of a timing generator, not shown. The A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE digitize the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math> with the <math>4f_{SC}</math> driving clock <math>CK_{AD}</math> to produce two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, respectively. The two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, produced by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, are supplied to a parallel/serial converter (P/S converter) 7 and to a signal processing section 8." (Asaida 782 at 5:23-37.)</p>	<p>"[T]o the CCD 1, an AGC (automatic gain control) circuit including a CDS (correlative double sampling) circuit is connected similarly to that in the prior art, and to this AGC circuit 5, a DSP (digital signal processor) circuit 22 is connected through an A/D converter 6." (Okada 852 at 4:29-33.)</p> <p style="text-align: center;">Fig. 1</p> <p style="text-align: center;">Okada 852 (Figure 1)</p> <p>"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)."</p>

Claims

Asaida 782

in combination with one or more of the following references




FIG. 1

Asaida 782 (Figure 1)

(Endsley 613 at 3:24-31.)

"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 613 at 3:31-37.)





FIG. 1

Endsley 613 (Figure 1)

"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20."

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>(Endsley 471 at 3:13-18.)</p> <p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-19 (emphasis added).)</p> 

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>Adler 940 (Figure 4)</u></p> <p>Because "the electrical signals are digitized and passed to a transmitting device 62" in the camera head, the camera head must contain a converter for converting an analog stream of video data into a stream of digital video data.</p> <p>"One of the advantages of CMOS image sensors (CMOS imagers) over CCD imagers is that the CMOS imager chip can include digital signal processing circuitry. In practice, the signal processing is more often performed on a companion chip, in order to provide greater application flexibility. However, <u>CMOS imagers often have integrated analog to digital converters to convert the analog signal to a digital bit stream</u> that can be processed by the companion chip. The digitized information then must be transferred to companion chip or other external devices for picture storage, processing, or transmission." (Chung 290 at 1:17-27 (emphasis added).)</p> <p>"FIG. 4 illustrates CMOS video imaging sensing circuitry according to the preferred embodiment disclosed in co-pending U.S. application Ser. No 09/062,343. This circuitry includes a CMOS image sensor chip 50 and an image processor chip 52. The CMOS image sensor chip 50 typically includes a number of light responsive CMOS pixel sensors which develop analog signals representative of an image. These analog signals are then A to D converted by the ADC circuit to form digital signals Din0, Din1 . . . Dinn. The</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p>image processor chip 52 includes a data processor 53 which performs various manipulations of the image data such as compression and color processing. The processor 53 may be software driven or a hardware embodiment." (Chung 290 at 2:14-26.)</p> <p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>




**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
<p>11. The video imaging system according to claim 9 wherein said camera head further comprises a multiplexer, for generating a multiplexed signal, which includes the image signal and control signals.</p>	<p><i>See</i> Claim 9. The analysis of Claim 9 is incorporated by reference in its entirety.</p> <p>"The multiplexor 18 is supplied with control data <math>D_{CTL}</math> from a synchronizing circuit block 19 and a control circuit block 20, while being supplied with voice data <math>D_{MIC}</math>, from a microphone signal inputted from a microphone input terminal 21 by means of a selector 22 and digitized by an A/D converter 23 into audio data <math>D_{MIC/AUDIO}</math>. The multiplexor 18 adds the signals <math>D_{CTL}</math> and <math>D_{MIC/AUDIO}</math> to a digital video signal <math>D_{VIDEO}</math> composed of the digital component Video signals <math>D_Y</math>, <math>D_{CR}</math> and <math>D_{CB}</math> or the digital composite video signal <math>D_{CS}</math> supplied from the encoder 14. Output data <math>D_{MPX}</math> from the multiplexor 18, that is, the digital video signal <math>D_{VIDEO}</math> added to the control data <math>D_{CTL}</math> and the audio data <math>D_{MIC/AUDIO}</math>, are outputted in parallel at a parallel output port 24, while being converted by P/S converter 25 from parallel data into serial data which are serially outputted at a serial output port 26." (Asaida 782 at 6:67-7:15.)</p>	<p>"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)." (Endsley 613 at 3:24-31.)</p> <p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20."</p> <p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20."</p> <p>(Endsley 613 at 3:31-37.)</p> <div data-bbox="1302 974 1911 1364"> <p align="center">FIG. 1</p> </div>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
	<p style="text-align: center;"><b>FIG. 1</b></p>	<p><u>Endsley 613 (Figure 1)</u></p>
<p>12. The video imaging system according to claim 9 wherein said camera head further comprises a</p>	<p><u>Asaida 782 (Figure 1)</u></p> <p>See Claim 9. The analysis of Claim 9 is incorporated by reference in its entirety.</p> <p>"A driving clock <math>CK_{AD}</math> having a frequency four times the frequency of the color subcarrier frequency <math>f_{SC}</math>, or <math>4f_{SC}</math>, is supplied to the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, by means of a timing generator, not shown. The A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE digitize the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math> with the <math>4f_{SC}</math> driving clock <math>CK_{AD}</math> to produce two-line-concurrent digital three-color</p>	<p>"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)."</p> <p>(Endsley 613 at 3:24-31.)</p>

# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
<p>serializer, for serializing the image signal.</p>	<p>signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, respectively. The two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, produced by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, are supplied to a parallel/serial converter (P/S converter) 7 and to a signal processing section 8." (Asaida 782 at 5:23-37.)</p> <p>"The P/S converter 7 changes the two-line-concurrent digital three color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, supplied from the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO, and 6BE, from parallel data into serial data. The serial data, produced by the P/S converter 7, are supplied as camera output data <math>HEAD_{OUT}</math> to a light-transmitting encoder/decoder 9." (Asaida 782 at 5:38-44.)</p> <p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data <math>HEAD_{OUT}</math>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p>	<p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 613 at 3:31-37.)</p>  <p>FIG. 1</p> <p><u>Endsley 613 (Figure 1)</u></p> <p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p> <p>Specifically, section 10.2.2 of the USB Specification Revision 1.0 (Jan. 15, 1996) explains that "[t]he actual transmission of data across the physical USB takes place as a serial bit stream. A Serial Interface Engine (SIE), whether implemented as part of the host or a USB device, handles the</p>

Claims

Asaida 782

in combination with one or more of the following references




FIG. 1

Asaida 782 (Figure 1)

serialization and deserialization of USB transmissions. On the host, this SIE is part of the host controller." (USB Spec. Rev. 1.0 at 200.)

Thus, in order for USB to be implemented as disclosed and claimed in Endsley 471, there must be "a serializer, for serializing the stream of digital video data for transmission over said cable."





FIG. 1


Endsley 471 (Figure 1)

"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (<u>the USB input for example</u>).'' (Adler 940 at 9:24-38 (emphasis added).)</p> <p>''Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>'' (Adler 940 at 10:7-19 (emphasis added).)</p> <p>Because both USB and LVDS are contemplated by Adler 940 as a means for transmitting the stream of digital video data over cable 20, both of which are serial communication protocols, the camera head must include a component that serializes the digital video data.</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
13. The video imaging system according to claim 9 wherein said at least one digital serial driver utilizes Low-Voltage Differential Signals.	<p>See Claim 9. The analysis of Claim 9 is incorporated by reference in its entirety.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok., Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30." (Adler 940 at 10:7-19.)</p>  <p><u>Adler 940 (Figure 4)</u></p>




Claims	Asaida 782	in combination with one or more of the following references
		<p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>  <p>Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p><u>TI LVDS (Figure 1)</u></p> <p>"The LVDS driver produces a differential voltage across a 100-Ω load in the range of 247 mV to 454 mV with a typical offset voltage of 1.2 V relative to ground (see Figure 2). Most drivers are commonly implemented as current-mode devices, which allow frequency to be virtually independent of power consumption. These two characteristics, low voltage swings and constant current, allow LVDS drivers to operate at higher data rates and lower power dissipation." (TI LVDS at 2.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the</p>


**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p> <div data-bbox="1396 552 1774 747"> </div> <p align="center">x232_02_002409</p> <p align="center"><b>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</b></p> <p align="center"><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>




Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>
<p>14. The video imaging system according to claim 9 wherein said at least one</p>	<p>See Claim 9. The analysis of Claim 9 is incorporated by reference in its entirety.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005)</p>	<p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
<p>digital serial receiver utilizes Low-Voltage Differential Signals.</p>	<p>(citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>assembly 48, as will be explained below, to reach image sensor 46 were it is converted from photons into electrical signals. The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30." (Adler 940 at 10:7-19.)</p> <p>If the electrical signals are transmitted to the processing device 30 using an LVDS transmitter, the at least one digital serial receiver in the processing device that receives the signals must necessarily utilize Low-Voltage Differential Signals.</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>  <p align="center">Figure 1. Typical Connection With LVDS Drivers and Receivers</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>TI LVDS (Figure 1)</u></p> <p>"The recommended voltage applied to the receiver is between ground and 2.4 V with a common mode range of 0.2 V to 2.2 V. The receiver has a sensitivity level of <math>\pm 100</math> mV to correctly assume the intended binary state (see Figure 2). The LVDS interconnecting media must be matched with the 100-<math>\Omega</math> termination resistor located at the inputs of the receiver." (TI LVDS at 4.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 <math>\Omega</math> transmission lines into a Virtex-E LVDS receiver. The two 50 <math>\Omega</math> single-ended transmission lines can be micro-strip, strip-line, a 100 <math>\Omega</math> differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p>  <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective</p>

Claims	Asaída 782	in combination with one or more of the following references
		<p>driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>  <p>The diagram illustrates an LVDS interface (50) connecting a CMOS image sensor (51) to an image processor (52). The CMOS image sensor includes an ADC block. The interface consists of a series of drivers (54) and receivers (56). Each driver 54 receives an input signal Din0, Din1, Din2, Din3, ..., Din n-3, Din n-2, Din n-1, Din n. Each driver 54 outputs a differential signal pair (+D0, -D0), (+D1, -D1), (+D2, -D2), (+D3, -D3), ..., (+D n-3, -D n-3), (+D n-2, -D n-2), (+D n-1, -D n-1), (+D n, -D n). Each receiver 56 receives a differential signal pair and outputs a corresponding output signal Dout0, Dout1, Dout2, Dout3, ..., Dout n-3, Dout n-2, Dout n-1, Dout n. The image processor (52) includes a digital processor block.</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<u>Chung 290 (Figure 4)</u>
15. A video imaging system comprising:	<p>To the extent the preamble is limiting, Asaida 782 discloses "[a] video imaging system."</p> <p>"This invention relates to a video camera forming digital signals representing an object projected on an imaging device and, more particularly, to a video camera having a signal processing circuit for performing digital signal processing on output signals of the imaging device." (Asaida 782 at 1:7-12.)</p> <p>"FIG. 1 is a block diagram showing an embodiment of a camera head unit of a video camera according to the present invention." (Asaida 782 at 3:44-46.)</p>	<p>To the extent the preamble is limiting, Okada 852 discloses "[a] video imaging system."</p> <p>"The present invention relates to an imaging device for an endoscope, and more particularly, it relates to the composition of an endoscope system which can display a picture imaged by using one scope, by either system selected from the NTSC system and the PAL system." (Okada 852 at 1:12-16.)</p> <p>"FIG. 1 is a block diagram showing the circuit configuration of an electronic endoscope equipped with both the NTSC system and the PAL system according to an embodiment of the present invention." (Okada 852 at 3:58-61.)</p> <div data-bbox="1312 954 1900 1307" data-label="Diagram"> <p style="text-align: center;">Fig. 1</p> </div> <p style="text-align: center;"><u>Okada 852 (Figure 1)</u></p>

Claims

Asaida 782

in combination with one or more of the following references




FIG. 1

Asaida 782 (Figure 1)

"FIG. 3 is a block diagram showing an embodiment of a camera control unit of the video camera shown in FIG. 1." (Asaida 782 at 3:50-52.)

"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)." (Endsley 613 at 3:24-31.)

"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 613 at 3:31-37.)




FIG. 1

Endsley 613 (Figure 1)





**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>borescopes, and other devices." (Dowdy 082 at 1:10-12.)</p> <p>"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)</p> <div data-bbox="1312 803 1900 1128"> </div> <p align="center"><b>FIG. 1</b></p> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>To the extent the preamble is limiting, Oshima 212 discloses "[a] video imaging system.</p> <p>"An endoscope system 1 in accordance with the first embodiment of the present invention shown in FIG. 1</p>



**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>consists broadly of an endoscope 2, and connected apparatuses (or peripheral equipment) to be selectively connected to the endoscope. The connected apparatuses include an image processing apparatus 3A, an image processing apparatus 3B, a cleaning apparatus 3C, a filing apparatus 3D, a monitor 4 a, an image recording apparatus 5 a, a filing apparatus 6 a, a monitor 4 b, an image recording apparatus 5 b, a filing apparatus 6 b, a filing apparatus 6 c, and a monitor 4 d. The image processing apparatus 3A has the ability to communicate with the endoscope 2. . . ." (Oshima 212 at 5:15-26.)</p> 

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1465 370 1759 402"><u>Oshima 212 (Figure 1)</u></p> <p data-bbox="1220 443 1997 586">"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p>  <p data-bbox="1465 1357 1759 1390"><u>Oshima 212 (Figure 2)</u></p>



**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>To the extent the preamble is limiting, Zu 391 discloses "[a] video imaging system."</p> <p>"This invention relates to compensating for CCD blemishes in video cameras and ore particularly to cameras that are designed to be used interchangeably with camera control units, notably but not exclusively video cameras that are incorporated in endoscopes for use with medical imaging systems." (Zu 391 at 1.)</p> <p>"Fig. 2 illustrates the invention. Except as described hereinafter, the system shown in Fig. 2 incorporates the same elements and the same functions as the system of Fig. 1, and identical elements are identified by the same numerals." (Zu 391 at 7.)</p> <div data-bbox="1302 909 1890 1218"> </div> <p align="center"><i>FIG. 1</i> PRIOR ART</p> <p align="center"><u>Zu 391 (Figure 1)</u></p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		 <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>To the extent the preamble is limiting, Adler 940 discloses "[a] video imaging system."</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		 <p align="center"><u>Adler 940 (Figure 1)</u></p>
<p>a camera control unit processing a continuous stream of digital video data;</p>	<p>"FIG. 3 is a block diagram showing an embodiment of a camera control unit of the video camera shown in FIG. 1." (Asaida 782 at 3:50-52.)</p> <p>"The video camera according to the present invention is constituted by the above mentioned camera head unit shown in FIG. 1 and the camera control unit CCU arranged and constituted as shown in FIG. 3." (Asaida 782 at 8:1-4.)</p> <p>"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable, not shown, constituting transmission means." (Asaida 782 at 8:5-10.)</p>	<p>"[O]n the external processor side, a memory section 24 equipped with an imaging memory 24A and a display memory 24B, a D/A converter 11, a brightness/color signal (Y/C) matrix circuit 25, a second CPU 26 for controlling these circuits, and a ROM 27 storing the setting data for the control meeting the selected television system of the NTSC or the PAL are provided." (Okada 852 at 4:34-40.)</p> 

Claims

Asaida 782

in combination with one or more of the following references




Asaida 782 (Figure 3)


Okada 852 (Figure 1)


"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)." (Endsley 613 at 3:24-31.)

"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 613 at 3:31-37.)



**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p align="center"><u>Endsley 613 (Figure 1)</u></p> <p>"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p> <p>"The host computer 12 controls the camera operation. It can instruct the camera 10 when to take still or motion pictures, and set the electronic exposure time via the CCD timing generator 32, and set the analog gain in the CDS/gain block 24 from the microprocessor 38." (Endsley 471 at 3:54-58.)</p>  <p align="center">FIG. 1</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>Endsley 471 (Figure 1)</u></p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p>  <p><b>FIG. 1</b></p> <p><u>Dowdy 082 (Figure 1)</u></p>




**U.S. PATENT NO. 7,471,310**


[illegible]

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1323 332 1890 1112"><p>The diagram illustrates a system architecture with various functional blocks. A red rectangular box encloses the 'image processing apparatus 3A'. Inside this box, the following components are shown: a video signal processing circuit (28), a video signal switching circuit (37), a CCD driving power supply (18), a CPU (29), a ROM (30), a RAM (31), a serial controller (SIO) (32), a parallel communication controller (PIO) (33), a watchdog timer (WDT) (34), a counter timer (CTC) (35), a display memory (40), a control signal production circuit (38), and a display controller (36). These components are interconnected with each other and with external components. Outside the red box, components include a light source apparatus (13), a regulator (19), a supply voltage detector (23), a nonvolatile memory (20), a connector (25), a keyboard (44), a monitor (4a), an image recording apparatus (5a), and a filing apparatus (6a). The diagram uses numbered labels for each component and line for connections.</p></div> <p>Oshima 212 (Figure 2)</p> <p>"The image processing apparatus 3A consists broadly of a CCD driving power supply 18, a video signal processing circuit 28, a CPU 29, a ROM 30, a RAM 31, a serial controller (SIO) 32, a parallel communication controller (PIO) 33, a watchdog timer (WDT) 34, a counter timer</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>(CTC) 35, a display controller 36, a display memory 40, a video signal switching circuit 37, a control signal production circuit 38, a real-time clock (RTC) 39, an operator panel 41, an LED 42, a buzzer 43, and a light adjustment control unit. The CCD driving power supply 18 applies a voltage to the CCD 17 in the endoscope 2. The video signal processing circuit 28 processes a video signal resulting from photoelectric conversion performed by the CCD 17. The CPU 29 carries out a plurality of arithmetic operations." (Oshima 212 at 7:15-27.)</p> <p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. . . . The CCU 4 comprises a controller 20 with local non-volatile digital memory 46, a blemish compensator 22 with associated volatile digital memory 48, a video signal processor 24, a pixel clock/pixel address register 50, a push-button interface and mode selector 28 for directing operation of controller 20." (Zu 391 at 3.)</p> <div data-bbox="1339 1060 1869 1310"> </div> <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope." (Adler 940 at 9:24-33.)</p> <p>"The software included with processing device 30 processes the output of the miniature endoscopic front-end 10. The software may typically control transfer of the images to the monitor of the PC 30 and their display thereon including steps of 3D modeling based on stereoscopic information as will be described below, and may control internal features of the endoscopic front end 10 including light intensity, and automatic gain control (AGC), again as will be described below." (Adler 940 at 9:39-47.)</p> 

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<u>Adler 940 (Figure 1)</u>
a cable, connected to said camera control unit, for transmitting the stream of digital video data to said camera control unit; and	"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, <u>which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable, not shown, constituting transmission means.</u> " (Asaida 782 at 8:5-10 (emphasis added).)	<p>"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)."</p> <p>(Endsley 613 at 3:24-31.)</p> <p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20."</p> <p>(Endsley 613 at 3:31-37.)</p>  <p>FIG. 1</p>

# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1465 370 1759 402"><u>Endsley 613 (Figure 1)</u></p> <p data-bbox="1220 443 2003 768">"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p> <p data-bbox="1220 808 2003 946">"The USB cable 42 includes four wires, one pair for sending data to and from the host computer 12, and a second pair to supply power to the camera 10 from the host." (Endsley 471 at 3:46-48.)</p>  <p data-bbox="1373 1336 1444 1360">FIG. 1</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p align="center"><u>Endsley 471 (Figure 1)</u></p> <p>"The connector 25 of the endoscope 2 is linked to a connector 27 of the image processing apparatus 3A by a cable 26." (Oshima 212 at 7:11-13.)</p>  <p align="center"><u>Oshima 212 (Figure 2)</u></p> <p>"The CCU 4 also comprises an input connector 30 whereby the CCU may be coupled to camera output connector 14 via a suitable cable 32." (Zu 391 at 3.)</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1339 365 1864 600" data-label="Diagram"> </div> <p align="center">FIG. 2</p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>






# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
	<p style="text-align: center;"><u>Asaida 782 (Figure 1)</u></p> <p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data HEAD<sub>OUT</sub>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p> <p>"Thus, with the present video camera unit, the two-line-concurrent three-color imaging output signals S<sub>RO</sub>, S<sub>RE</sub>, S<sub>GO</sub>, S<sub>GE</sub>, S<sub>BO</sub> and S<sub>BE</sub>, obtained by the solid-state image sensors 2R, 2G, and 2B, are changed by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE into two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>. The two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, are converted by the P/S converter 7 into serial data as the camera output data HEAD<sub>OUT</sub>, which are serially outputted at the serial input/output port 10 by means of the encoder/decoder 9." (Asaida 782 at 5:50-61.)</p>	<p style="text-align: center;">Fig. 1</p> <p style="text-align: center;">Okada 852 (Figure 1)</p> <p>"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)." (Endsley 613 at 3:24-31.)</p> <p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 613 at 3:31-37.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>FIG. 1</p> <p>Endsley 613 (Figure 1)</p> <p>"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p>

# U.S. PATENT NO. 7,471,310


Claims	Asaida 782	in combination with one or more of the following references
		 <p>FIG. 1</p> <p>Endsley 471 (Figure 1)</p> <p>"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)</p> <p>"By varying parameters such as the type of endoscope, the endoscope mount, and the CCD optical format size, camera head 12 can be configured in numerous ways, all of which can produce different electrical signals to represent the same optical image. As illustrated in FIG. 1, camera head 12A</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>includes an electronic endoscope 16A, while camera head 12B includes an optical endoscope 16B. Electronic endoscope 16A is integrally connected to camera head 12A and has a CCD 18 positioned behind focussing optics (not shown) at its distal end. By contrast, <u>optical endoscope 16B has a mount 22 for attachment to camera head 12B, and includes an optical lens 24 positioned at its distal tip and an optical fiber 26 or relay lens assembly that transmits an image from optical lens 24 to a CCD 18 positioned, with support circuitry 27, within camera head 16B.</u>" (Dowdy 082 at 3:33-47 (emphasis added).)</p> <div data-bbox="1318 768 1896 1084"> <p align="center"><b>FIG. 1</b></p> </div> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. <u>Cable 32, which connects camera head 12 to camera</u></p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p><u>processor 14</u>, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58 (emphasis added).)</p> <p align="center"><u>Dowdy 082 (Figure 4)</u></p> <p>"An endoscope system 1 in accordance with the first embodiment of the present invention shown in FIG. 1 consists broadly of an endoscope 2, and connected apparatuses (or peripheral equipment) to be selectively connected to the endoscope. The connected apparatuses include an image processing apparatus 3A, an image processing apparatus 3B, a cleaning apparatus 3C, a filing apparatus 3D, a monitor 4 a, an image recording apparatus 5</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p>a, a filing apparatus 6 a, a monitor 4 b, an image recording apparatus 5 b, a filing apparatus 6 b, a filing apparatus 6 c, and a monitor 4 d. The image processing apparatus 3A has the ability to communicate with the endoscope 2. . . ." (Oshima 212 at 5:15-26.)</p>  <p>Oshima 212 (Figure 1)</p>


Claims	Asaida 782	in combination with one or more of the following references
		<p>"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p>  <p>Oshima 212 (Figure 2)</p> <p>"The connector 25 of the endoscope 2 is linked to a connector 27 of the image processing apparatus 3A by a</p>



**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>cable 26." (Oshima 212 at 7:11-13.)</p> <p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. The camera comprises an optical system 6 and a CCD array 10. The latter produces a video signal output when it is illuminated with light via optical system 6. This video signal output is fed by an internal transmission bus 12 to an output connector 14 which forms part of the camera." (Zu 391 at 3.)</p>  <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>  <p align="center"><u>Adler 940 (Figure 1)</u></p>
an imager, for generating an analog stream of video data;	<p>"In the camera head unit, shown in FIG. 1, the present invention includes a three CCD solid state color imaging device in which the imaging light from an object in a field of view is separated by an imaging pickup device 1 into three primary color components and in which three primary color object images are produced by three solid state imaging sensors 2R, 2G and 2B." (Asaida 782 at 4:9-15.)</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20,</p>

# U.S. PATENT NO. 7,471,310

## Claims

## Asaida 782





FIG. 1

Asaida 782 (Figure 1)

## in combination with one or more of the following references

either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)




Okada 852 (Figure 1)


"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)." (Endsley 613 at 3:24-31.)

"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 613 at 3:31-37.)</p>  <p align="center">FIG. 1</p> <p align="center"><u>Endsley 613 (Figure 1)</u></p> <p>"The camera 10 includes an optical section 18 from imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array patterns shown in FIG. 2 (see U.S. Pat. No. 3,971,065 for further description of the Bayer pattern). As shown in FIG. 2, the sensor 20 includes light shielded vertical registers 50 and a horizontal readout register 52. Details of a single photoelement 54 are shown in FIG. 3. Each photoelement 54 includes a light-sensitive photodiode 56 supported on a substrate 58 adjacent the light-</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>shielded vertical register 50." (Endsley 471 at 2:66-3:12.)</p> <p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 471 at 3:13-18.)</p>  <p align="center">FIG. 1</p> <p align="center"><u>Endsley 471 (Figure 1)</u></p> <p>"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals</p>


**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)</p> <p>"By varying parameters such as the type of endoscope, the endoscope mount, and the CCD optical format size, camera head 12 can be configured in numerous ways, all of which can produce different electrical signals to represent the same optical image. As illustrated in FIG. 1, camera head 12A includes an electronic endoscope 16A, while camera head 12B includes an optical endoscope 16B. Electronic endoscope 16A is integrally connected to camera head 12A and has a CCD 18 positioned behind focussing optics (not shown) at its distal end. By contrast, <u>optical endoscope 16B has a mount 22 for attachment to camera head 12B, and includes an optical lens 24 positioned at its distal tip and an optical fiber 26 or relay lens assembly that transmits an image from optical lens 24 to a CCD 18 positioned, with support circuitry 27, within camera head 16B.</u>" (Dowdy 082 at 3:33-47 (emphasis added).)</p>  <p align="center"><b>FIG. 1</b></p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>Dowdy 082 (Figure 1)</u></p> <p>"The output of preamplifier 98 is connected to the input of a sample and hold circuit 104 that passes only portions of the output. The output of sample and hold circuit 104 is supplied to an analog processing circuit 106 that is also controlled by signal processing controller 102. In controlling analog processing circuit 106, signal processing controller 102 uses values from lookup table 68 that have been loaded into memory 70. As discussed above, if these values have been modified or replaced by MPU 48 based on information from NVS 28 of camera head 12, then analog processing circuit 106 will be affected by the new values." (Dowdy 082 at 7:27-37.)</p> <p>"An analog to digital converter 108 converts the output of analog processing circuit 106 into a digital signal, and supplies the digital signal to a digital signal processor (DSP) 110 that is controlled by signal processing controller 102. Once again, signal processing controller 102 controls digital signal processor using values from memory 70 that can be modified or replaced by MPU 48 in response to information from NVS 28 of camera head 12." (Dowdy 082 at 7:38-45.)</p> <p>Because digital-to-analog conversion takes place in the CCU, the imager 18 must generate an analog stream of video data.</p> <p>"The illuminated object is imaged by a solid-state imaging device located on an image plane, for example, a charge-</p>


Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1220 332 2005 472">coupled device (CCD) 17 through an objective 16 locked in an observation window formed in the distal part 14. The CCD 17 photoelectrically converts the optical image." (Oshima 212 at 6:49-53.)</p>  <p data-bbox="1465 1307 1759 1339">Oshima 212 (Figure 2)</p> <p data-bbox="1220 1380 1955 1412">"Figure 1 illustrates a prior art video system comprising a</p>



Claims	Asaida 782	in combination with one or more of the following references
		<p>camera 2 and a CCU 4. The camera comprises an optical system 6 and a <u>CCD array 10</u>. The latter produces a video signal output when it is illuminated with light via optical system 6. This video signal output is fed by an internal transmission bus 12 to an output connector 14 which forms part of the camera." (Zu 391 at 3 (emphasis added).)</p>  <p style="text-align: center;">FIG. 2</p> <p style="text-align: center;"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 2, which is an internal block diagram of an endoscope according to a preferred embodiment of the present invention. A miniature endoscope 40 is connected by a wire 42 to an adapter 44. The endoscope 40 comprises an image sensor 46 which may typically comprise a CMOS or CCD or like sensing technology, an optical assembly 48, a light or illumination source 50, communication interface 52 and controller 54. The wired unit of FIG. 2 preferably includes a voltage regulator 56." (Adler 940 at 9:48-57.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Adler 940 (Figure 2)</u></p> <p>"The present invention relates generally to the field of interface circuits, and more particularly, to interface circuitry for providing selectable single-ended and differential signal output from a CMOS image sensor to an external digital signal processor." (Chung 290 at 1:11-15.)</p> <p>"One of the advantages of CMOS image sensors (CMOS imagers) over CCD imagers is that the CMOS imager chip can include digital signal processing circuitry. In practice, the signal processing is more often performed on a companion chip, in order to provide greater application flexibility. However, CMOS imagers often have integrated analog to digital converters to convert the analog signal to a digital bit stream that can be processed by the companion chip. The digitized information then must be transferred to companion chip or other external devices for picture storage, processing, or transmission." (Chung 290 at 1:17-27.)</p> <p>"FIG. 4 illustrates CMOS video imaging sensing circuitry</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>according to the preferred embodiment disclosed in co-pending U.S. application Ser. No 09/062,343. This circuitry includes a CMOS image sensor chip 50 and an image processor chip 52. The CMOS image sensor chip 50 typically includes a number of light responsive CMOS pixel sensors which develop analog signals representative of an image. These analog signals are then A to D converted by the ADC circuit to form digital signals Din0, Din1 . . . Dinn. The image processor chip 52 includes a data processor 53 which performs various manipulations of the image data such as compression and color processing. The processor 53 may be software driven or a hardware embodiment." (Chung 290 at 2:14-26.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>
<p>a converter, for converting the analog stream of video data into the</p>	<p>"The two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math>, processed for level adjustment by the level adjustment circuits 4RO, 4RE, 4GO, 4GE, 4BO and 4BE, are transmitted by means of low-pass filters 5RO, 5RE, 5GO, 5GE, 5BO and 5BE, respectively, to A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, functioning as analog/ digital converting means, respectively." (Asaida 782 at 5:14-22.)</p>	<p>"[T]o the CCD 1, an AGC (automatic gain control) circuit including a CDS (correlative double sampling) circuit is connected similarly to that in the prior art, and to this AGC circuit 5, a DSP (digital signal processor) circuit 22 is connected through an A/D converter 6." (Okada 852 at 4:29-33.)</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
stream of digital video data;	<p>"A driving clock <math>CK_{AD}</math> having a frequency four times the frequency of the color subcarrier frequency <math>f_{SC}</math>, or <math>4f_{SC}</math>, is supplied to the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, by means of a timing generator, not shown. The A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE digitize the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math> with the <math>4f_{SC}</math> driving clock <math>CK_{AD}</math> to produce two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, respectively. The two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, produced by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, are supplied to a parallel/serial converter (P/S converter) 7 and to a signal processing section 8." (Asaida 782 at 5:23-37.)</p>	<p align="center"><b>Fig. 1</b></p> <p align="center"><u>Okada 852 (Figure 1)</u></p> <p>"A digital section 30 includes a CCD timing generator 32, a static RAM memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 613 at 3:38-40.)</p> <p>"The microprocessor 38, which may be the Intel 82930 microprocessor, reads data from the line store 34, and transfers the data to the computer 12 via the USB interface 40 (which may be incorporated as part of the microprocessor 38)." (Endsley 613 at 3:58-62.)</p> <p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20."</p>

Claims


Asaida 782

in combination with one or more of the following references




Asaida 782 (Figure 1)

(Endsley 471 at 3:13-18.)




Endsley 471 (Figure 1)

"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30." (Adler 940 at 10:7-19 (emphasis added).)

Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Adler 940 (Figure 4)</u></p> <p>Because "the electrical signals are digitized and passed to a transmitting device 62" in the camera head, the camera head must contain a converter for converting an analog stream of video data into a stream of digital video data.</p> <p>"One of the advantages of CMOS image sensors (CMOS imagers) over CCD imagers is that the CMOS imager chip can include digital signal processing circuitry. In practice, the signal processing is more often performed on a companion chip, in order to provide greater application</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>flexibility. However, <u>CMOS imagers often have integrated analog to digital converters to convert the analog signal to a digital bit stream</u> that can be processed by the companion chip. The digitized information then must be transferred to companion chip or other external devices for picture storage, processing, or transmission." (Chung 290 at 1:17-27 (emphasis added).)</p> <p>"FIG. 4 illustrates CMOS video imaging sensing circuitry according to the preferred embodiment disclosed in co-pending U.S. application Ser. No 09/062,343. This circuitry includes a CMOS image sensor chip 50 and an image processor chip 52. The CMOS image sensor chip 50 typically includes a number of light responsive CMOS pixel sensors which develop analog signals representative of an image. These analog signals are then A to D converted by the ADC circuit to form digital signals Din0, Din1 . . . Dinn. The image processor chip 52 includes a data processor 53 which performs various manipulations of the image data such as compression and color processing. The processor 53 may be software driven or a hardware embodiment." (Chung 290 at 2:14-26.)</p>





Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>
<p>a serializer, for serializing the stream of digital video data</p>	<p>"A driving clock <math>CK_{AD}</math> having a frequency four times the frequency of the color subcarrier frequency <math>f_{SC}</math>, or <math>4f_{SC}</math>, is supplied to the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, by means of a timing generator, not shown. The A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE digitize the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math> with the <math>4f_{sc}</math></p>	<p>"A digital section 30 includes a CCD timing generator 32, a static RAM memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 613 at 3:38-40.)</p> <p>"The microprocessor 38, which may be the Intel 82930</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
	<p>driving clock CK<sub>AD</sub> to produce two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, respectively. The two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, produced by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, are supplied to a parallel/serial converter (P/S converter) 7 and to a signal processing section 8." (Asaida 782 at 5:23-37.)</p> <p>"The P/S converter 7 changes the two-line-concurrent digital three color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, supplied from the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO, and 6BE, from parallel data into serial data. The serial data, produced by the P/S converter 7, are supplied as camera output data HEAD<sub>OUT</sub> to a light-transmitting encoder/decoder 9." (Asaida 782 at 5:38-44.)</p> <p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data HEAD<sub>OUT</sub>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p>	<p>microprocessor, reads data from the line store 34, and transfers the data t the computer 12 via the USB interface 40 (which may be incorporated as part of the microprocessor 38)." (Endsley 613 at 3:58-62.)</p> <p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p> <p>Specifically, section 10.2.2 of the USB Specification Revision 1.0 (Jan. 15, 1996) explains that "[t]he actual transmission of data across the physical USB takes place as a serial bit stream. A Serial Interface Engine (SIE), whether implemented as part of the host or a USB device, handles the serialization and deserialization of USB transmissions. On the host, this SIE is part of the host controller." (USB Spec. Rev. 1.0 at 200.)</p> <p>Thus, in order for USB to be implemented as disclosed and claimed in Endsley 471, there must be "a serializer, for serializing the stream of digital video data for transmission over said cable."</p>




U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-19 (emphasis added).)</p> <p>Because both USB and LVDS are contemplated by Adler 940 as a means for transmitting the stream of digital video data over cable 20, both of which are serial communication protocols, the camera head must include a component that serializes the digital video data.</p>
a processor; and	"The signal processing section 8 adds the two-line-concurrent digital three-color signals $D_{RO}$ , $D_{RE}$ , $D_{GO}$ , $D_{GE}$ , $D_{BO}$ and $D_{BE}$ , supplied from the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, for each of the color signals, in such a manner that switching between upper and lower lines on both sides of a center line is done on a field-by-field basis to form interlaced digital three-color signals $D_R$ , $D_G$ and $D_B$ . The signal processing section 8 also processes the digital three color	"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal


# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
	<p>signals <math>D_R</math>, <math>D_G</math> and <math>D_B</math> using, for example, gamma correction and image enhancement." (Asaida 782 at 5:62-6:4.)</p>  <p><b>FIG. 1</b></p> <p>Asaida 782 (Figure 1)</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p>	<p>oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p>  <p><b>Fig. 1</b></p> <p>Okada 852 (Figure 1)</p> <p>"A digital section 30 includes a CCD timing generator 32, a static RAM memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 613 at 3:38-40.)</p> <p>"The microprocessor 38, which may be the Intel 82930 microprocessor, reads data from the line store 34, and transfers the data t the computer 12 via the USB interface 40 (which may be incorporated as part of the microprocessor 38)." (Endsley 613 at 3:58-62.)</p>

# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
	<p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>"A digital section 30 includes a CCD timing generator 32, a static RAM line store memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 471 at 3:19-22.)</p> <p>"The USB interface 40, which may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor, reads data from the line store 34." (Endsley 471 at 3:43-46.)</p>  <p>FIG. 1</p> <p>Endsley 471 (Figure 1)</p> <p>"As shown in FIG. 1, camera processor 14 includes a microprocessing unit ("MPU") 48, a CCD driver 50, and signal processing ("SP") circuitry 52. In operation, MPU 48 provides control to CCD driver 50 for transmitting driving signals to CCD 18 in camera head 12. In response to the</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>driving signals, CCD 18 produces electrical signals representing an image of objects within the field of view of CCD 18, and transmits the electrical signals to signal processing circuitry 52. Signal processing circuitry 52 processes the electrical signals from CCD 18 and converts them to video signals for displaying the image on video monitor 20." (Dowdy 082 at 4:60-5:3.)</p>  <p align="center"><b>FIG. 1</b></p> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>"Referring also to FIG. 3, MPU 48 uses the information stored in NVS 28 to control the operation of CCD driver 50 and signal processing circuitry 52. When the user connects cable 32 of camera head 12 to camera processor 14, and, if necessary, powers up video endoscopy system 10, MPU 48 detects the connection and responds by downloading the information from NVS 28 into a memory 58, such as a RAM,</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>of MPU 48 (step 200). MPU 48 reads the stored information out of NVS 28 through a serial data link in cable 32 that includes a CLOCK line 60 controlled by MPU 48 and a DATA line 62 that is shared by NVS 28 and MPU 48." (Dowdy 082 at 5:9-19.)</p> <p>"MPU 48 communicates with signal processing circuitry 52 through a bidirectional serial data link that includes a CLOCK line 80 controlled by MPU 48 and a DATA line 82 that is shared by MPU 48 and signal processing circuitry 52. MPU 48 also controls an ENABLE line 84 that activates external control of signal processing circuitry 52." (Dowdy 082 at 6:1-6.)</p> <p>"After modifying the values of table entries 72-78 received from signal processing circuitry 52, MPU 48 transmits the updated values to signal processing circuitry 52 (step 218). When entries from NVS 28 reflect replacement values for entries in lookup table 68, MPU 48 transmits the replacement values (step 218) without requesting values from signal processing circuitry and modifying those values (steps 208-216)." (Dowdy 082 at 6:18-25.)</p> <p>"After signal processing circuitry 52 receives the updated values from MPU 48 (step 220), signal processing circuitry 52 uses the updated values in processing the electrical signals from CCD 18 for display on video monitor 20 (step 222). That is, signal processing circuitry 52 uses the updated values in locations 69—rather than the nominal values from lookup table 68—in performing the conversion of the</p>



**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>electrical signals from CCD 18 to video signals." (Dowdy 082 at 6:26-33.)</p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p>  <p align="center"><b>FIG. 4</b></p> <p align="center"><u>Dowdy 082 (Figure 4)</u></p> <p>"MPU 48 controls signal processor 96 in response to signals</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>from button switches 92 and signals from controls in a front panel 100 of camera controller 94. The controls in front panel 100 allow the user of video endoscopy system 10 to configure button switches 92 to perform desired functions. Thus, for example, button switches 92 could be configured to cause signal processor 96 to pause the video image displayed at video monitor 20 (FIG. 1). MPU 48 also displays system parameters at front panel 100, interacts with NVS 28 by downloading information about camera head 12 and updating run time information in NVS 28, updates signal processing parameters in light of the information about camera head 12, and communicates with signal processor 96, all as discussed above." (Dowdy at 6:59-7:5.)</p> <p>Although MPU 48 is located in camera processor 14, it is contained within camera controller 94 which is independent of camera processor 96. Because camera controller 94 and camera processor 96 are independent units housed within camera processor 14, camera controller 94 (and as a result, MPU 48) could have been located in camera head 12. Locating camera controller 94 in the camera head 12 would have been a design option attractive to one of ordinary skill in the art looking to minimize communication circuitry between NVS 28 and MPU 48, as both would be housed within camera 12.</p> <p>"A regulator 19, a programmable nonvolatile memory 20, a CPU 21, a selector (SEL) 22, a supply voltage detector 23, a scope switch 24, and a connector 25 are arranged behind the rear end of the insertion unit 11 of the endoscope 2. The</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>regulator 19 converts a CCD driving voltage fed from a CCD driving power supply 18 incorporated in the image processing apparatus 3A into a desired voltage. The programmable nonvolatile memory 20 in which the endoscope-related data is stored is realized with an EEPROM, a flash ROM, an FRAM, or an MRAM." (Oshima 212 at 6:54-63.)</p> <p>"The CPU 21 includes a one-chip microcomputer for performing a plurality of arithmetic operations including communication and writing, or reading. Specifically, the CPU 21 transmits or receives the endoscope-related data to or from the image processing apparatus 3A through a serial interface, and writes or reads the endoscope-related data in or from the nonvolatile memory 20. The CPU 21 includes a ROM, a RAM, a watchdog timer (WDT), a serial controller (S10), a parallel controller (P10), and a counter (CTC). The selector 22 acts as a serial interface means for transmitting or receiving the endoscope-related data over a sole signal line 49. The supply voltage detector 23 detects a fluctuation or drop in supply voltage and outputs a reset signal, thus preventing a malfunction of the CPU 21 or the nonvolatile memory 20." (Oshima 212 at 6:63-7:10.)</p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p align="center"><u>Oshima 212 (Figure 2)</u></p>
a memory device, accessible by said processor,	Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i> , 406 F.3d 1365, 1373-74 (Fed. Cir. 2005)	"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
containing camera head information.	<p>(citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p> <p>Fig. 1</p> <p>Okada 852 (Figure 1)</p> <p>"The NTSC crystal oscillator 17 generates a signal with a frequency of about 14.32 MHz (<math>N \cdot fh1</math>), and the PAL oscillator 18 on the other side may be an oscillator which generates a signal with the above mentioned frequency of about 17.73 MHz, but in this example, an oscillator which generates a signal with a frequency of <math>N \cdot fh2</math> [<math>N</math> times the frequency of the horizontal synchronization signal of 15.625 kHz (<math>=fh2</math>)] near the NTSC oscillation frequency is used.</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>Consequently, the change of the circuit member relating to the drive operation, the setting of a constant, or the like become easy. Moreover, to the first CPU 20, <u>a ROM 21 storing setting data for the control meeting the NTSC system or the PAL system is connected.</u>" (Okada 852 at 4:16-28 (emphasis added).)</p> <p>"A first example is configured like the above, and in the example, each television system can be selected by selective switches arranged at the processor or the like, and the state of selection of the switches can be grasped by the second CPU 26. Then, this second CPU 26 reads out the setting data of the selected system from the ROM 27 to set the processing contents of each circuit by this setting data. <u>At the same time, the information of the selected system is also transmitted to the first CPU 20 on the scope side from this second CPU 26, and on this scope side, the selected setting data is read out from the ROM 21 by the first CPU 20 to set the processing contents of each circuit, and further, either of the above oscillators 17, 18 is selected and set.</u>" (Okada 852 at 4:58-5:3 (emphasis added).)</p> <p>"The camera 10 is connected to a host computer 12 via a USB (universal serial bus) digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a "computer videoconference", etc." (Endsley 613 at 3:9-21.)</p>

U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>"The host computer 12 controls the camera picture-taking process by instructing the camera 10 when to take still or motion pictures, and setting the electronic exposure time and the analog gain in the CDS/gain block 24 via the microprocessor 38." (Endsley 613 at 4:60-64.)</p>  <p>FIG. 1</p> <p><u>Endsley 613 (Figure 1)</u></p> <p>"A digital section 30 includes a CCD timing generator 32, a static RAM line store memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 471 at 3:19-22.)</p> <p>"The output of the line store memory 34 is connected to the host computer 12 via the USB device interface 40, which operates at a maximum data rate of 12M bits/sec. (See the article 'Universal Serial Bus to Simplify PC I/O', by Michael</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>Slater in Microprocessor Report, Volume 9, Number 5, Apr. 17, 1995 for more detail about the benefits of the USB interface.) The USB interface 40, which may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor, reads data from the line store 34." (Endsley 471 at 3:37-46.)</p> <p>"[T]he present invention includes a novel way of 'line throttle clocking' the image sensor 20 by varying a line blanking interval 68 from line to line, as shown in FIG. 5, so as to transfer lines of data from the CCD image sensor 20 into the line store memory 34 at the appropriate time." (Endsley 471 at 4:54-59.)</p> <p>"FIG.5 shows that, once the image data is transferred by the readout pulse 60 to the light-protected vertical registers 50, the line clocking is 'throttled' to accommodate the storage capacity of the line store memory 34. The line store memory 34 is capable of storing a small number of lines of data and provides block transfer capability at low cost. Whenever the line store memory 34 has sufficient room to accommodate a new line of image data, the timing generator 32 creates the vertical and horizontal timing pulses 62 and 64 needed to read out the next line from the image sensor, as shown in FIG. 5, and then returns to a wait state until sufficient data is transferred from the line store memory 34 to the computer 12 so as to provide room for the next line. Since the waiting period (equal to the line blanking time) depends on the USB bus traffic, the line readout times and frame readout times are variable, rather than fixed, as in prior art cameras." (Endsley</p>




Claims	Asaida 782	in combination with one or more of the following references
		<p>471 at 4:60-5:9.)</p> <p>FIG. 1</p> <p><u>Endsley 471 (Figure 1)</u></p> <p><i>Alternatively</i>, this limitation is met by memory in the USB device interface that contains information related to USB descriptors.</p> <p>"The USB interface 40 . . . may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor." (Endsley 471 at 3:43-45.) "USB devices report their attributes using descriptors. A descriptor is a data structure with a defined format. Each descriptor begins with a byte-wide field that contains the total number of bytes in the descriptor followed by a byte-wide field that identifies the descriptor type.</p> <p>"Using descriptors allows concise storage of the attributes of individual configurations because each configuration may</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>reuse descriptors or portions of descriptors from other configurations that have the same characteristics. In this manner, the descriptors resemble individual data records in a relational database." (USB Spec. Rev. 1.0 at 181.)</p> <p>"A device descriptor describes general information about a USB device. It includes information that applies globally to the device and all of the device's configurations. A USB device has only one device descriptor." (USB Spec. Rev. 1.0 at 182.)</p> <p>"An apparatus sends electrical signals that represent an optical image to a processor for conversion to video signals suitable for display on a display device. The apparatus includes a device for insertion into a region to be viewed for developing an optical image of the region, an imager for generating electrical signals that represent the optical image, and a digital memory for storing information about the imager. The device is adapted to be connected to the processor so that the processor can receive the electrical signals from the imager and obtain information from the digital memory. The processor uses the information from the digital memory in performing the conversion." (Dowdy 082 at Abstract.)</p> <p>"The camera head and endoscope are typically detachable as a unit from the control unit so that a variety of camera heads can be used with a single control unit. This offers a number of advantages. For example, if a first camera head fails, the control unit can be operated with another camera head while</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>the first camera head is being serviced. Also, different types of camera heads, each of which may be most useful for certain procedures, can be used with a single control unit so as to avoid the expense of purchasing and maintaining multiple control units." (Dowdy 082 at 1:25-34 (Background of the Invention).)</p> <p>"In one general aspect, this invention features an apparatus for providing electrical signals that represent an optical image to a processor for conversion to video signals suitable for display on a display device. The apparatus includes a device for insertion into a region to be viewed for developing an optical image of the region, an imager for generating electrical signals that represent the optical image, and a digital memory for storing information about the imager. The device is adapted to be connected to the processor so that the processor can receive the electrical signals from the imager and obtain information from the digital memory. The processor uses the information from the digital memory in performing the conversion." (Dowdy 082 at 1:38-50 (Summary of the Invention).)</p> <p>"The digital memory stores information about the configuration of the imager. This information can include the location of the imager relative to the device. For example, the information identifies whether the imager is located at the distal end or the proximal end of the device. The imager is a charge coupled device. The information identifies an optical format size of the charge coupled device." (Dowdy 082 at 1:53-59.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"The digital memory also stores information about variations in performance characteristics of the imager relative to nominal performance characteristics. When the apparatus includes optics, the information in the digital memory accounts for variations in performance characteristics of the optics relative to nominal performance characteristics. Similarly, when the imager includes a charge coupled device or a cable for connection to the processor, the information accounts for variations in performance characteristics of the charge coupled device or the cable relative to nominal performance characteristics. The information also identifies variations in luminance and color reproduction by the imager." (Dowdy 082 at 1:60-2:5 (Summary of the Invention).)</p> <p>"When the apparatus is designed for application to particular regions, the information identifies characteristics of the region to be viewed by the imager. This allows the processor to optimize the conversion for parameters that are desirable in a particular application." (Dowdy 082 at 2:6-10.)</p> <p>"In one embodiment, the digital memory is a non-volatile storage device, and can be implemented using an EEPROM." (Dowdy 082 at 2:16-17.)</p> <p>"When the information stored in the digital memory identifies the configuration of the device, the processor modifies the conversion based on the configuration. This allows the processor to automatically optimize the</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>conversion for different configurations of the device." (Dowdy 082 at 2:34-38.)</p> <p>"Referring also to FIG. 2, to enable different types of camera heads 12 to be used with camera processor 14 without impacting the quality of the video image displayed on video monitor 20, each camera head 12A, 12B (referred to generally with reference numeral 12) includes a non-volatile storage device ("NVS") 28 that stores information identifying the configuration 30 of the particular camera head 12A, 12B. Camera processor 14 uses the information stored in NVS 28 to modify processing of the electrical signals produced by camera head 12, and thereby accounts for the properties of the configuration 30 to which camera head 12 belongs. In a preferred embodiment, NVS 28 is implemented as an electrically erasable programmable read only memory ("EEPROM"). One such EEPROM is an eight pin, 256 byte storage capacity memory available from the Xicor Corp. as model number 24XC02." (Dowdy 082 at 3:62-4:10.)</p>  <p style="text-align: center;">FIG. 1</p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"To enable the video image produced at video monitor 20 to be optimized for certain procedures, the NVS 28 of a camera head 12 designed for those procedures can include information 42 that is used by camera processor 14 to optimize certain signal processing attributes. For example, in a camera head 12 designed for procedures requiring improved edge definition, NVS 28 stores edge enhancement information 42 that replaces nominal edge enhancement values stored within and used by camera processor 14. Similarly, in camera heads 12 designed for procedures in which the white or grey brightness ranges are of particular interest, NVS 28 stores information 42 that modifies, respectively, operation of the so-called "knee circuit" (which implements a nonlinear function for compressing, rather than clipping, the upper level, white, component of the video signal) and the operation of the so-called "gamma circuit" (which implements a nonlinear function for optimizing the median level, grey, component of the video signal) implemented by signal processor 14." (Dowdy 082 at 4:36-54.)</p> <p>"For servicing and other purposes, NVS 28 also stores information that identifies the serial number 44 of camera head 12 and a measure 46, in minutes and hours, of the run time that camera head 12 has experienced." (Dowdy 082 at 4:55-58.)</p> <p>"Referring also to FIG. 3, MPU 48 uses the information stored in NVS 28 to control the operation of CCD driver 50</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>and signal processing circuitry 52. When the user connects cable 32 of camera head 12 to camera processor 14, and, if necessary, powers up video endoscopy system 10, MPU 48 detects the connection and responds by downloading the information from NVS 28 into a memory 58, such as a RAM, of MPU 48 (step 200). MPU 48 reads the stored information out of NVS 28 through a serial data link in cable 32 that includes a CLOCK line 60 controlled by MPU 48 and a DATA line 62 that is shared by NVS 28 and MPU 48." (Dowdy 082 at 5:9-19.)</p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p>




U.S. PATENT NO. 7,471,310

## Claims

Asaida 782
------------

<p><b>in combination with one or more of the following references</b></p>
---



Dowdy 082 (Figure 4)

"MPU 48 controls signal processor 96 in response to signals from button switches 92 and signals from controls in a front panel 100 of camera controller 94. The controls in front panel 100 allow the user of video endoscopy system 10 to configure button switches 92 to perform desired functions. Thus, for example, button switches 92 could be configured to cause signal processor 96 to pause the video image displayed at video monitor 20 (FIG. 1). MPU 48 also displays system parameters at front panel 100, interacts with NVS 28 by downloading information about camera head 12 and updating run time information in NVS 28, updates signal processing parameters in light of the information about camera head 12, and communicates with signal processor 96, all as discussed above." (Dowdy at 6:59-7:5.)

"A nonvolatile, programmable memory is incorporated in an
---


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>endoscope. Endoscope-related data closely relevant to the endoscope, such as, an endoscope model name and the number of power feeds are stored in the nonvolatile memory. The endoscope is connected to an external image processing apparatus, and endoscope-related data is read from the nonvolatile memory. Based on the read endoscope-related data, the use situation of the endoscope is grasped or the endoscope is managed. The number of power feeds is varied depending on the use situation of the endoscope, and written in the nonvolatile memory. Thus, the endoscope-related data is used to maintain the endoscope and reduce a load to be incurred by the external image processing apparatus that is a connected apparatus. Consequently, the endoscope can be managed and maintained easily using a small software system." (Oshima 212 at Abstract.)</p> <p>"[An] object of the present invention is to provide an endoscope system in which endoscope-related data including a use situation of an endoscope can be checked readily." (Oshima 212 at 1:60-62.)</p> <p>"A regulator 19, a programmable nonvolatile memory 20, a CPU 21, a selector (SEL) 22, a supply voltage detector 23, a scope switch 24, and a connector 25 are arranged behind the rear end of the insertion unit 11 of the endoscope 2. The regulator 19 converts a CCD driving voltage fed from a CCD driving power supply 18 incorporated in the image processing apparatus 3A into a desired voltage. The programmable nonvolatile memory 20 in which the endoscope-related data is stored is realized with an</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>EEPROM, a flash ROM, an FRAM, or an MRAM." (Oshima 212 at 6:54-63.)</p> <p>"Especially important data out of endoscope-related data storable in the nonvolatile memory 20 includes, for example, an endoscope model name, the structure of the distal part of an endoscope, a cleaning tube/adaptor name, a CCD model name, a type of optical filter in a CCD, information relating to the channels in an endoscope, information relating to the switches on an endoscope, a version number, and identification data." (Oshima 212 at 29:16-25.)</p>

## Claims

## Asaida 782

**in combination with one or more of the following references**



Oshima 212 (Figure 2)

"FIG. 35 describes processing to be performed in the image processing apparatus 3A, which has the ability to communicate with the endoscope 2 and is connected to the endoscope 2, for treating count data contained in data to be stored in the nonvolatile memory 20 in the endoscope 2."  
(Oshima 212 at 29:59-63.)

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"The connected apparatus 3A uses connection sensing means (not shown) incorporated in the endoscope and the connected apparatus to judge whether it has been connected to the endoscope 2 (S321). If connection is sensed, identification data or an endoscope model name is read first (S322)." (Oshima 212 at 29:66-30:4.)</p> <p>"From the foregoing description of the prior art, it is clear that the 'bad pixel' data is never transferred to the camera portion, but instead remains in the local controller memory. Accordingly if a camera has been subjected to pixel evaluation for existence of blemishes using a CCU with a blemish compensating capacity as described above, another camera cannot be used in its place with the same CCU unless the CCU blemish compensator is again operated to evaluate the pixels of the new camera. Moreover, assuming that blemish compensation is desired, a camera that has been evaluated by the CCU of Fig. 1 is not interchangeable with another like blemish compensator-equipped CCU unless it is first re-evaluated for blemishes." (Zu 391 at 5-6.)</p> <p>"This non-interchangeability of cameras with a CCU is especially limiting in the case of video endoscopes. During surgery, it may be necessary to employ two or more video endoscopes when only one CCU may be available. With a compensator-equipped CCU as shown in Fig. 1, substitution of one video camera endoscope for another may be frustrated by the need to first evaluate the camera for blemishes and record the 'bad pixels' in the CCU's digital memory so that compensation may be accomplished when video information</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>is acquired by the endoscope's camera." (Zu 391 at 6.)</p> <p>"The object of this invention is to facilitate use of video cameras having known pixel blemishes with different camera control units." (Zu 391 at 6.)</p> <p>"The present invention comprises incorporating into a CCD-type video camera an electronically programmable non-volatile memory which stores the location of 'bad' pixels and is controlled by a device which is located remotely from the camera in a separate CCU. This arrangement assures that video cameras are interchangeable with CCU's regardless of CCD blemish content." (Zu 391 at 6.)</p> <p>"Fig. 2 illustrates the invention. Except as described hereinafter, the system shown in Fig. 2 incorporates the same elements and the same functions as the system of Fig. 1, and identical elements are identified by the same numerals. In this case, the camera 2 is modified by incorporating therein an electronically programmable non-volatile digital memory 42 which is coupled to camera connector 14 via a suitable bus 44." (Zu 391 at 7.)</p>

## Claims

Asaida 782

in combination with one or more of the following references




FIG. 2

Zu 391 (Figure 2)

"In the operational mode, the data in memory 42 is transferred to memories 46 and 48 whenever the unit is energized. The blemish compensation operation is then performed by the blemish compensator 22 using pixel address data downloaded from camera memory 42. The pixel address data is downloaded from camera memory 42 to blemish compensator memory 48 by the controller 20 via the buses 44 and 52." (Zu 391 at 8.)

"When the operational mode is initiated with the camera coupled to a CCU 4 as described, the controller 22 downloads the pixel address data from the camera's memory 42 to the protected local memory 46 of the controller 20. Subsequently that data is loaded into the volatile memory 48 of the blemish compensator 22. Typically this data transfer from camera memory 42 to the local memory 46 of the controller occurs after a forced rest imposed by controller 20, which clears, resets, and reloads all non-protected CCU

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		memory." (Zu 391 at 9.)
<p>16. The video imaging system according to claim 15 wherein said camera head further comprises a multiplexer, for generating a multiplexed signal, which includes the digital image signal and control signals.</p>	<p><i>See</i> Claim 15. The analysis of claim 15 is incorporated by reference in its entirety.</p> <p>"The multiplexor 18 is supplied with control data <math>D_{CTL}</math> from a synchronizing circuit block 19 and a control circuit block 20, while being supplied with voice data <math>D_{MIC}</math>, from a microphone signal inputted from a microphone input terminal 21 by means of a selector 22 and digitized by an A/D converter 23 into audio data <math>D_{MIC/AUDIO}</math>. The multiplexor 18 adds the signals <math>D_{CTL}</math> and <math>D_{MIC/AUDIO}</math> to a digital video signal <math>D_{VIDEO}</math> composed of the digital component Video signals <math>D_Y</math>, <math>D_{CR}</math> and <math>D_{CB}</math> or the digital composite video signal <math>D_{CS}</math> supplied from the encoder 14. Output data <math>D_{MPX}</math> from the multiplexor 18, that is, the digital video signal <math>D_{VIDEO}</math> added to the control data <math>D_{CTL}</math> and the audio data <math>D_{MIC/AUDIO}</math>, are outputted in parallel at a parallel output port 24, while being converted by P/S converter 25 from parallel data into serial data which are serially outputted at a serial output port 26."</p> <p>(Asaida 782 at 6:67-7:15.)</p>	<p>"The camera 10 is connected to a host computer 12 via a USB (universal serial bus) digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a "computer videoconference", etc." (Endsley 613 at 3:9-21.)</p> <p>"The host computer 12 controls the camera picture-taking process by instructing the camera 10 when to take still or motion pictures, and setting the electronic exposure time and the analog gain in the CDS/gain block 24 via the microprocessor 38." (Endsley 613 at 4:60-64.)</p> <div data-bbox="1323 958 1890 1323"> </div> <p align="center">FIG. 1</p> <p align="center"><b>Endsley 613 (Figure 1)</b></p>






U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
digital serial driver utilizing Low-Voltage Differential Signals.	Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.	<p>signals. The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30." (Adler 940 at 10:7-19.)</p> <p style="text-align: center;"><u>Adler 940 (Figure 4)</u></p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>


Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1352 329 1871 711" data-label="Diagram"> </div> <p data-bbox="1402 722 1854 743">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p data-bbox="1482 784 1743 816"><u>TI LVDS (Figure 1)</u></p> <p data-bbox="1220 857 1997 1187">"The LVDS driver produces a differential voltage across a 100-Ω load in the range of 247 mV to 454 mV with a typical offset voltage of 1.2 V relative to ground (see Figure 2). Most drivers are commonly implemented as current-mode devices, which allow frequency to be virtually independent of power consumption. These two characteristics, low voltage swings and constant current, allow LVDS drivers to operate at higher data rates and lower power dissipation." (TI LVDS at 2.)</p> <p data-bbox="1220 1227 1997 1409">"As the need for higher bandwidth accelerates, system designers are choosing differential signaling to satisfy high bandwidth requirements while reducing power, increasing noise immunity, and decreasing EMI emissions. LVDS is a low swing, differential signaling technology providing very</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>fast data transmission, common-mode noise rejection, and low power consumption over a broad frequency range. The Virtex-E family delivers the programmable industry's highest bandwidth and most flexible differential signaling solution for direct interfacing to industry-standard LVDS devices." (Virtex-E LVDS at 1.)</p> <p>"With up to 36 I/O pairs operating at 622 Megabits per second (Mb/s) or up to 344 I/O pairs operating at over 311 Mb/s, the Virtex-E family supports multiple 10 Gb/s ports while maintaining high signal integrity with low power consumption. Unlike other PLD solutions, all Virtex-E LVDS I/Os support input, output, and I/O signaling, providing a system designer unparalleled flexibility in board layout." (Virtex-E LVDS at 1.)</p> <p>Advantages of LVDS include:</p> <ul style="list-style-type: none"> <li>• LVDS is specified to be technology and process independent.</li> <li>• LVDS is EMI tolerant. Common-mode noise is equally removed by two conductors and rejected by the receiver.</li> <li>• No transmission medium is defined in the standard. The medium can be tailored to meet the specific application requirements.</li> <li>• The typical LVDS voltage swing is 350 mV, resulting in a higher transfer rate and lower power consumption." (Virtex-E LVDS at 2.)</li> </ul> <p>"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>family supports both LVDS configurations.</p> <p><b>Point-to-Point</b>  <u>In point-to-point configuration, there is one transmitter and one receiver. The LVDS driver is a current source that drives a differential pair of lines. The typical current drive is 3.5 mA. The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</u></p> <p><b>Multi-Drop</b>  A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p><b>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</b></p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		 <p align="center"><u>Chung 290 (Figure 4)</u></p>
<p>20. The video imaging system according to claim 15 wherein said camera control unit utilizes at</p>	<p><i>See</i> Claim 20. The analysis of Claim 20 is incorporated by reference in its entirety.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok., Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p>	<p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical</p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
<p>least one digital serial receiver utilizing Low-Voltage Differential Signals.</p>	<p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>signals. The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30." (Adler 940 at 10:7-19.)</p> <p>If the electrical signals are transmitted to the processing device 30 using an LVDS transmitter, the at least one digital serial receiver in the processing device that receives the signals must necessarily utilize Low-Voltage Differential Signals.</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p> <div data-bbox="1339 878 1879 1274" data-label="Diagram"> </div> <p align="center">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p align="center"><u>TI LVDS (Figure 1)</u></p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"The recommended voltage applied to the receiver is between ground and 2.4 V with a common mode range of 0.2 V to 2.2 V. The receiver has a sensitivity level of <math>\pm 100</math> mV to correctly assume the intended binary state (see Figure 2). The LVDS interconnecting media must be matched with the 100-<math>\Omega</math> termination resistor located at the inputs of the receiver." (TI LVDS at 4.)</p> <p>"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E family supports both LVDS configurations.</p> <p><b>Point-to-Point</b>  <u>In point-to-point configuration, there is one transmitter and one receiver.</u> The LVDS driver is a current source that drives a differential pair of lines. The typical current drive is 3.5 mA. <u>The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</u></p> <p><b>Multi-Drop</b>  A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p> <div data-bbox="1386 630 1764 820" data-label="Diagram"> </div> <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		 <p align="center"><u>Chung 290 (Figure 4)</u></p>
<p>21. A video imaging system comprising:</p>	<p>To the extent the preamble is limiting, Asaida 782 discloses "[a] video imaging system."</p> <p>"This invention relates to a video camera forming digital signals representing an object projected on an imaging device and, more particularly, to a video camera having a signal processing circuit for performing digital signal processing on output signals of the imaging device." (Asaida 782 at 1:7-12.)</p> <p>"FIG. 1 is a block diagram showing an embodiment of a camera head</p>	<p>To the extent the preamble is limiting, Okada 852 discloses "[a] video imaging system."</p> <p>"The present invention relates to an imaging device for an endoscope, and more particularly, it relates to the composition of an endoscope system which can display a picture imaged by using one scope, by either system selected from the NTSC system and the PAL system." (Okada 852 at 1:12-16.)</p>

## Claims

## Asaida 782

unit of a video camera according to the present invention." (Asaida 782 at 3:44-46.)





FIG. 1

Asaida 782 (Figure 1)

"FIG. 3 is a block diagram showing an embodiment of a camera control unit of the video camera shown in FIG. 1." (Asaida 782 at 3:50-52.)

## in combination with one or more of the following references

"FIG. 1 is a block diagram showing the circuit configuration of an electronic endoscope equipped with both the NTSC system and the PAL system according to an embodiment of the present invention." (Okada 852 at 3:58-61.)




Okada 852 (Figure 1)

"The camera 10 is connected to a host computer 12 via a USB (universal serial bus) digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a "computer videoconference", etc." (Endsley 613 at 3:9-21.)

"The host computer 12 controls the camera picture-taking process by instructing the camera 10 when to take still or

## Claims


## Asaida 782



Asaida 782 (Figure 3)

## in combination with one or more of the following references

motion pictures, and setting the electronic exposure time and the analog gain in the CDS/gain block 24 via the microprocessor 38." (Endsley 613 at 4:60-64.)



Endsley 613 (Figure 1)

To the extent the preamble is limiting, Endsley 471 discloses a video imaging system.


Specifically, "[a] block diagram of a digital imaging system according to the invention is shown in FIG. 1. The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images." (Endsley 471 at 2:49-59.)

U.S. PATENT NO. 7,471,310

## Claims

Asaida 782
------------

**in combination with one or more of the following references**



Endsley 471 (Figure 1)

To the extent the preamble is limiting, Dowdy 082 discloses "[a] video imaging system."

"The invention relates to camera heads for use with remote video display systems such as video endoscopy systems, borescopes, and other devices." (Dowdy 082 at 1:10-12.)

"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1331 367 1877 659" data-label="Diagram"> </div> <p align="center"><b>FIG. 1</b></p> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>To the extent the preamble is limiting, Oshima 212 discloses "[a] video imaging system.</p> <p>"An endoscope system 1 in accordance with the first embodiment of the present invention shown in FIG. 1 consists broadly of an endoscope 2, and connected apparatuses (or peripheral equipment) to be selectively connected to the endoscope. The connected apparatuses include an image processing apparatus 3A, an image processing apparatus 3B, a cleaning apparatus 3C, a filing apparatus 3D, a monitor 4 a, an image recording apparatus 5 a, a filing apparatus 6 a, a monitor 4 b, an image recording apparatus 5 b, a filing apparatus 6 b, a filing apparatus 6 c, and a monitor 4 d. The image processing apparatus 3A has the ability to communicate with the endoscope 2. . . ." (Oshima 212 at 5:15-26.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1375 332 1858 974"></div> <p data-bbox="1465 1015 1764 1047"><u>Oshima 212 (Figure 1)</u></p> <p data-bbox="1218 1088 2005 1234">"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p>






Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1339 337 1885 1089"><p>The diagram illustrates a video imaging system. At the top, a CCD (16, 17) is connected to a video signal line (11) and a control line (12). A LIGHT SOURCE APPARATUS (13) provides light to the CCD. The system includes a REGULATOR (19) connected to a SUPPLY VOLTAGE DETECTOR (23). A CPU (21) is connected to a RESET line (20) and a Vcc NONVOLATILE MEMORY (24). A CONNECTOR (25) is shown at the top right. Below these, a VIDEO SIGNAL PROCESSING CIRCUIT (28) and a VIDEO SIGNAL SWITCHING CIRCUIT (37) are connected to the video signal line. A CCD DRIVING POWER SUPPLY (18) is connected to the CCD. A DISPLAY MEMORY (40) and a CONTROL SIGNAL PRODUCTION CIRCUIT (36) are connected to the video signal switching circuit. A DISPLAY CONTROLLER (30) is connected to the control signal production circuit. A CPU (29) is connected to the display controller. A KEYBOARD (44) is connected to the CPU. An OPERATOR PANEL (41) with an LED (42) and BUZZER (43) is connected to the CPU. An IMAGE RECORDING APPARATUS (5a) and a FILING APPARATUS (6a) are connected to the CPU. A MONITOR (4a) is connected to the video signal switching circuit. A RTC (39) and WDT (34) are connected to the CPU. A SIO (32) and CTC (35) are connected to the CPU. A PIO (33) is connected to the CPU. A ROM (31) and RAM (30) are connected to the CPU. A SEL (74) is connected to the CPU. A CONNECTOR (27) is shown at the bottom left.</p></div> <p>Oshima 212 (Figure 2)</p> <p>To the extent the preamble is limiting, Zu 391 discloses "[a] video imaging system."</p> <p>"This invention relates to compensating for CCD blemishes in video cameras and ore particularly to cameras that are designed to be used interchangeably with camera control</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>units, notably but not exclusively video cameras that are incorporated in endoscopes for use with medical imaging systems." (Zu 391 at 1.)</p> <p>"Fig. 2 illustrates the invention. Except as described hereinafter, the system shown in Fig. 2 incorporates the same elements and the same functions as the system of Fig. 1, and identical elements are identified by the same numerals." (Zu 391 at 7.)</p> <div data-bbox="1312 695 1900 998"> <pre> graph LR     subgraph CAMERA_PORTION [CAMERA PORTION]         L1[8] --&gt; L2[6]         L2 --&gt; CCD[10]         CCD --&gt; L3[12]         L3 --&gt; L4[14]         L4 --&gt; L5[30]     end     subgraph CCU_PORTION [CCU PORTION]         L5 --&gt; L6[32]         L6 --&gt; L7[34]         L7 --&gt; L8[36]         L8 --&gt; L9[38]         L9 --&gt; L10[40]         L10 --&gt; L11[42]         L11 --&gt; L12[44]         L12 --&gt; L13[46]         L13 --&gt; L14[48]         L14 --&gt; L15[50]         L15 --&gt; L16[52]         L16 --&gt; L17[54]         L17 --&gt; L18[56]         L18 --&gt; L19[58]         L19 --&gt; L20[60]         L20 --&gt; L21[62]         L21 --&gt; L22[64]         L22 --&gt; L23[66]         L23 --&gt; L24[68]         L24 --&gt; L25[70]         L25 --&gt; L26[72]         L26 --&gt; L27[74]         L27 --&gt; L28[76]         L28 --&gt; L29[78]         L29 --&gt; L30[80]         L30 --&gt; L31[82]         L31 --&gt; L32[84]         L32 --&gt; L33[86]         L33 --&gt; L34[88]         L34 --&gt; L35[90]         L35 --&gt; L36[92]         L36 --&gt; L37[94]         L37 --&gt; L38[96]         L38 --&gt; L39[98]         L39 --&gt; L40[100]     end     L40 --&gt; L41[102]     L41 --&gt; L42[104]     L42 --&gt; L43[106]     L43 --&gt; L44[108]     L44 --&gt; L45[110]     L45 --&gt; L46[112]     L46 --&gt; L47[114]     L47 --&gt; L48[116]     L48 --&gt; L49[118]     L49 --&gt; L50[120]     L50 --&gt; L51[122]     L51 --&gt; L52[124]     L52 --&gt; L53[126]     L53 --&gt; L54[128]     L54 --&gt; L55[130]     L55 --&gt; L56[132]     L56 --&gt; L57[134]     L57 --&gt; L58[136]     L58 --&gt; L59[138]     L59 --&gt; L60[140]     L60 --&gt; L61[142]     L61 --&gt; L62[144]     L62 --&gt; L63[146]     L63 --&gt; L64[148]     L64 --&gt; L65[150]     L65 --&gt; L66[152]     L66 --&gt; L67[154]     L67 --&gt; L68[156]     L68 --&gt; L69[158]     L69 --&gt; L70[160]     L70 --&gt; L71[162]     L71 --&gt; L72[164]     L72 --&gt; L73[166]     L73 --&gt; L74[168]     L74 --&gt; L75[170]     L75 --&gt; L76[172]     L76 --&gt; L77[174]     L77 --&gt; L78[176]     L78 --&gt; L79[178]     L79 --&gt; L80[180]     L80 --&gt; L81[182]     L81 --&gt; L82[184]     L82 --&gt; L83[186]     L83 --&gt; L84[188]     L84 --&gt; L85[190]     L85 --&gt; L86[192]     L86 --&gt; L87[194]     L87 --&gt; L88[196]     L88 --&gt; L89[198]     L89 --&gt; L90[200]     L90 --&gt; L91[202]     L91 --&gt; L92[204]     L92 --&gt; L93[206]     L93 --&gt; L94[208]     L94 --&gt; L95[210]     L95 --&gt; L96[212]     L96 --&gt; L97[214]     L97 --&gt; L98[216]     L98 --&gt; L99[218]     L99 --&gt; L100[220]     L100 --&gt; L101[222]     L101 --&gt; L102[224]     L102 --&gt; L103[226]     L103 --&gt; L104[228]     L104 --&gt; L105[230]     L105 --&gt; L106[232]     L106 --&gt; L107[234]     L107 --&gt; L108[236]     L108 --&gt; L109[238]     L109 --&gt; L110[240]     L110 --&gt; L111[242]     L111 --&gt; L112[244]     L112 --&gt; L113[246]     L113 --&gt; L114[248]     L114 --&gt; L115[250]     L115 --&gt; L116[252]     L116 --&gt; L117[254]     L117 --&gt; L118[256]     L118 --&gt; L119[258]     L119 --&gt; L120[260]     L120 --&gt; L121[262]     L121 --&gt; L122[264]     L122 --&gt; L123[266]     L123 --&gt; L124[268]     L124 --&gt; L125[270]     L125 --&gt; L126[272]     L126 --&gt; L127[274]     L127 --&gt; L128[276]     L128 --&gt; L129[278]     L129 --&gt; L130[280]     L130 --&gt; L131[282]     L131 --&gt; L132[284]     L132 --&gt; L133[286]     L133 --&gt; L134[288]     L134 --&gt; L135[290]     L135 --&gt; L136[292]     L136 --&gt; L137[294]     L137 --&gt; L138[296]     L138 --&gt; L139[298]     L139 --&gt; L140[300]     L140 --&gt; L141[302]     L141 --&gt; L142[304]     L142 --&gt; L143[306]     L143 --&gt; L144[308]     L144 --&gt; L145[310]     L145 --&gt; L146[312]     L146 --&gt; L147[314]     L147 --&gt; L148[316]     L148 --&gt; L149[318]     L149 --&gt; L150[320]     L150 --&gt; L151[322]     L151 --&gt; L152[324]     L152 --&gt; L153[326]     L153 --&gt; L154[328]     L154 --&gt; L155[330]     L155 --&gt; L156[332]     L156 --&gt; L157[334]     L157 --&gt; L158[336]     L158 --&gt; L159[338]     L159 --&gt; L160[340]     L160 --&gt; L161[342]     L161 --&gt; L162[344]     L162 --&gt; L163[346]     L163 --&gt; L164[348]     L164 --&gt; L165[350]     L165 --&gt; L166[352]     L166 --&gt; L167[354]     L167 --&gt; L168[356]     L168 --&gt; L169[358]     L169 --&gt; L170[360]     L170 --&gt; L171[362]     L171 --&gt; L172[364]     L172 --&gt; L173[366]     L173 --&gt; L174[368]     L174 --&gt; L175[370]     L175 --&gt; L176[372]     L176 --&gt; L177[374]     L177 --&gt; L178[376]     L178 --&gt; L179[378]     L179 --&gt; L180[380]     L180 --&gt; L181[382]     L181 --&gt; L182[384]     L182 --&gt; L183[386]     L183 --&gt; L184[388]     L184 --&gt; L185[390]     L185 --&gt; L186[392]     L186 --&gt; L187[394]     L187 --&gt; L188[396]     L188 --&gt; L189[398]     L189 --&gt; L190[400]     L190 --&gt; L191[402]     L191 --&gt; L192[404]     L192 --&gt; L193[406]     L193 --&gt; L194[408]     L194 --&gt; L195[410]     L195 --&gt; L196[412]     L196 --&gt; L197[414]     L197 --&gt; L198[416]     L198 --&gt; L199[418]     L199 --&gt; L200[420]     L200 --&gt; L201[422]     L201 --&gt; L202[424]     L202 --&gt; L203[426]     L203 --&gt; L204[428]     L204 --&gt; L205[430]     L205 --&gt; L206[432]     L206 --&gt; L207[434]     L207 --&gt; L208[436]     L208 --&gt; L209[438]     L209 --&gt; L210[440]     L210 --&gt; L211[442]     L211 --&gt; L212[444]     L212 --&gt; L213[446]     L213 --&gt; L214[448]     L214 --&gt; L215[450]     L215 --&gt; L216[452]     L216 --&gt; L217[454]     L217 --&gt; L218[456]     L218 --&gt; L219[458]     L219 --&gt; L220[460]     L220 --&gt; L221[462]     L221 --&gt; L222[464]     L222 --&gt; L223[466]     L223 --&gt; L224[468]     L224 --&gt; L225[470]     L225 --&gt; L226[472]     L226 --&gt; L227[474]     L227 --&gt; L228[476]     L228 --&gt; L229[478]     L229 --&gt; L230[480]     L230 --&gt; L231[482]     L231 --&gt; L232[484]     L232 --&gt; L233[486]     L233 --&gt; L234[488]     L234 --&gt; L235[490]     L235 --&gt; L236[492]     L236 --&gt; L237[494]     L237 --&gt; L238[496]     L238 --&gt; L239[498]     L239 --&gt; L240[500]     L240 --&gt; L241[502]     L241 --&gt; L242[504]     L242 --&gt; L243[506]     L243 --&gt; L244[508]     L244 --&gt; L245[510]     L245 --&gt; L246[512]     L246 --&gt; L247[514]     L247 --&gt; L248[516]     L248 --&gt; L249[518]     L249 --&gt; L250[520]     L250 --&gt; L251[522]     L251 --&gt; L252[524]     L252 --&gt; L253[526]     L253 --&gt; L254[528]     L254 --&gt; L255[530]     L255 --&gt; L256[532]     L256 --&gt; L257[534]     L257 --&gt; L258[536]     L258 --&gt; L259[538]     L259 --&gt; L260[540]     L260 --&gt; L261[542]     L261 --&gt; L262[544]     L262 --&gt; L263[546]     L263 --&gt; L264[548]     L264 --&gt; L265[550]     L265 --&gt; L266[552]     L266 --&gt; L267[554]     L267 --&gt; L268[556]     L268 --&gt; L269[558]     L269 --&gt; L270[560]     L270 --&gt; L271[562]     L271 --&gt; L272[564]     L272 --&gt; L273[566]     L273 --&gt; L274[568]     L274 --&gt; L275[570]     L275 --&gt; L276[572]     L276 --&gt; L277[574]     L277 --&gt; L278[576]     L278 --&gt; L279[578]     L279 --&gt; L280[580]     L280 --&gt; L281[582]     L281 --&gt; L282[584]     L282 --&gt; L283[586]     L283 --&gt; L284[588]     L284 --&gt; L285[590]     L285 --&gt; L286[592]     L286 --&gt; L287[594]     L287 --&gt; L288[596]     L288 --&gt; L289[598]     L289 --&gt; L290[600]     L290 --&gt; L291[602]     L291 --&gt; L292[604]     L292 --&gt; L293[606]     L293 --&gt; L294[608]     L294 --&gt; L295[610]     L295 --&gt; L296[612]     L296 --&gt; L297[614]     L297 --&gt; L298[616]     L298 --&gt; L299[618]     L299 --&gt; L300[620]     L300 --&gt; L301[622]     L301 --&gt; L302[624]     L302 --&gt; L303[626]     L303 --&gt; L304[628]     L304 --&gt; L305[630]     L305 --&gt; L306[632]     L306 --&gt; L307[634]     L307 --&gt; L308[636]     L308 --&gt; L309[638]     L309 --&gt; L310[640]     L310 --&gt; L311[642]     L311 --&gt; L312[644]     L312 --&gt; L313[646]     L313 --&gt; L314[648]     L314 --&gt; L315[650]     L315 --&gt; L316[652]     L316 --&gt; L317[654]     L317 --&gt; L318[656]     L318 --&gt; L319[658]     L319 --&gt; L320[660]     L320 --&gt; L321[662]     L321 --&gt; L322[664]     L322 --&gt; L323[666]     L323 --&gt; L324[668]     L324 --&gt; L325[670]     L325 --&gt; L326[672]     L326 --&gt; L327[674]     L327 --&gt; L328[676]     L328 --&gt; L329[678]     L329 --&gt; L330[680]     L330 --&gt; L331[682]     L331 --&gt; L332[684]     L332 --&gt; L333[686]     L333 --&gt; L334[688]     L334 --&gt; L335[690]     L335 --&gt; L336[692]     L336 --&gt; L337[694]     L337 --&gt; L338[696]     L338 --&gt; L339[698]     L339 --&gt; L340[700]     L340 --&gt; L341[702]     L341 --&gt; L342[704]     L342 --&gt; L343[706]     L343 --&gt; L344[708]     L344 --&gt; L345[710]     L345 --&gt; L346[712]     L346 --&gt; L347[714]     L347 --&gt; L348[716]     L348 --&gt; L349[718]     L349 --&gt; L350[720]     L350 --&gt; L351[722]     L351 --&gt; L352[724]     L352 --&gt; L353[726]     L353 --&gt; L354[728]     L354 --&gt; L355[730]     L355 --&gt; L356[732]     L356 --&gt; L357[734]     L357 --&gt; L358[736]     L358 --&gt; L359[738]     L359 --&gt; L360[740]     L360 --&gt; L361[742]     L361 --&gt; L362[744]     L362 --&gt; L363[746]     L363 --&gt; L364[748]     L364 --&gt; L365[750]     L365 --&gt; L366[752]     L366 --&gt; L367[754]     L367 --&gt; L368[756]     L368 --&gt; L369[758]     L369 --&gt; L370[760]     L370 --&gt; L371[762]     L371 --&gt; L372[764]     L372 --&gt; L373[766]     L373 --&gt; L374[768]     L374 --&gt; L375[770]     L375 --&gt; L376[772]     L376 --&gt; L377[774]     L377 --&gt; L378[776]     L378 --&gt; L379[778]     L379 --&gt; L380[780]     L380 --&gt; L381[782]     L381 --&gt; L382[784]     L382 --&gt; L383[786]     L383 --&gt; L384[788]     L384 --&gt; L385[790]     L385 --&gt; L386[792]     L386 --&gt; L387[794]     L387 --&gt; L388[796]     L388 --&gt; L389[798]     L389 --&gt; L390[800]     L390 --&gt; L391[802]     L391 --&gt; L392[804]     L392 --&gt; L393[806]     L393 --&gt; L394[808]     L394 --&gt; L395[810]     L395 --&gt; L396[812]     L396 --&gt; L397[814]     L397 --&gt; L398[816]     L398 --&gt; L399[818]     L399 --&gt; L400[820]     L400 --&gt; L401[822]     L401 --&gt; L402[824]     L402 --&gt; L403[826]     L403 --&gt; L404[828]     L404 --&gt; L405[830]     L405 --&gt; L406[832]     L406 --&gt; L407[834]     L407 --&gt; L408[836]     L408 --&gt; L409[838]     L409 --&gt; L410[840]     L410 --&gt; L411[842]     L411 --&gt; L412[844]     L412 --&gt; L413[846]     L413 --&gt; L414[848]     L414 --&gt; L415[850]     L415 --&gt; L416[852]     L416 --&gt; L417[854]     L417 --&gt; L418[856]     L418 --&gt; L419[858]     L419 --&gt; L420[860]     L420 --&gt; L421[862]     L421 --&gt; L422[864]     L422 --&gt; L423[866]     L423 --&gt; L424[868]     L424 --&gt; L425[870]     L425 --&gt; L426[872]     L426 --&gt; L427[874]     L427 --&gt; L428[876]     L428 --&gt; L429[878]     L429 --&gt; L430[880]     L430 --&gt; L431[882]     L431 --&gt; L432[884]     L432 --&gt; L433[886]     L433 --&gt; L434[888]     L434 --&gt; L435[890]     L435 --&gt; L436[892]     L436 --&gt; L437[894]     L437 --&gt; L438[896]     L438 --&gt; L439[898]     L439 --&gt; L440[900]     L440 --&gt; L441[902]     L441 --&gt; L442[904]     L442 --&gt; L443[906]     L443 --&gt; L444[908]     L444 --&gt; L445[910]     L445 --&gt; L446[912]     L446 --&gt; L447[914]     L447 --&gt; L448[916]     L448 --&gt; L449[918]     L449 --&gt; L450[920]     L450 --&gt; L451[922]     L451 --&gt; L452[924]     L452 --&gt; L453[926]     L453 --&gt; L454[928]     L454 --&gt; L455[930]     L455 --&gt; L456[932]     L456 --&gt; L457[934]     L457 --&gt; L458[936]     L458 --&gt; L459[938]     L459 --&gt; L460[940]     L460 --&gt; L461[942]     L461 --&gt; L462[944]     L462 --&gt; L463[946]     L463 --&gt; L464[948]     L464 --&gt; L465[950]     L465 --&gt; L466[952]     L466 --&gt; L467[954]     L467 --&gt; L468[956]     L468 --&gt; L469[958]     L469 --&gt; L470[960]     L470 --&gt; L471[962]     L471 --&gt; L472[964]     L472 --&gt; L473[966]     L473 --&gt; L474[968]     L474 --&gt; L475[970]     L475 --&gt; L476[972]     L476 --&gt; L477[974]     L477 --&gt; L478[976]     L478 --&gt; L479[978]     L479 --&gt; L480[980]     L480 --&gt; L481[982]     L481 --&gt; L482[984]     L482 --&gt; L483[986]     L483 --&gt; L484[988]     L484 --&gt; L485[990]     L485 --&gt; L486[992]     L486 --&gt; L487[994]     L487 --&gt; L488[996]     L488 --&gt; L489[998]     L489 --&gt; L490[1000]     L490 --&gt; L491[1002]     L491 --&gt; L492[1004]     L492 --&gt; L493[1006]     L493 --&gt; L494[1008]     L494 --&gt; L495[1010]     L495 --&gt; L496[1012]     L496 --&gt; L497[1014]     L497 --&gt; L498[1016]     L498 --&gt; L499[1018]     L499 --&gt; L500[1020]     L500 --&gt; L501[1022]     L501 --&gt; L502[1024]     L502 --&gt; L503[1026]     L503 --&gt; L504[1028]     L504 --&gt; L505[1030]     L505 --&gt; L506[1032]     L506 --&gt; L507[1034]     L507 --&gt; L508[1036]     L508 --&gt; L509[1038]     L509 --&gt; L510[1040]     L510 --&gt; L511[1042]     L511 --&gt; L512[1044]     L512 --&gt; L513[1046]     L513 --&gt; L514[1048]     L514 --&gt; L515[1050]     L515 --&gt; L516[1052]     L516 --&gt; L517[1054]     L517 --&gt; L518[1056]     L518 --&gt; L519[1058]     L519 --&gt; L520[1060]     L520 --&gt; L521[1062]     L521 --&gt; L522[1064]     L522 --&gt; L523[1066]     L523 --&gt; L524[1068]     L524 --&gt; L525[1070]     L525 --&gt; L526[1072]     L526 --&gt; L527[1074]     L527 --&gt; L528[1076]     L528 --&gt; L529[1078]     L529 --&gt; L530[1080]     L530 --&gt; L531[1082]     L531 --&gt; L532[1084]     L532 --&gt; L533[1086]     L533 --&gt; L534[1088]     L534 --&gt; L535[1090]     L535 --&gt; L536[1092]     L536 --&gt; L537[1094]     L537 --&gt; L538[1096]     L538 --&gt; L539[1098]     L539 --&gt; L540[1100]     L540 --&gt; L541[1102]     L541 --&gt; L542[1104]     L542 --&gt; L543[1106]     L543 --&gt; L544[1108]     L544 --&gt; L545[1110]     L545 --&gt; L546[1112]     L546 --&gt; L547[1114]     L547 --&gt; L548[1116]     L548 --&gt; L549[1118]     L549 --&gt; L550[1120]     L550 --&gt; L551[1122]     L551 --&gt; L552[1124]     L552 --&gt; L553[1126]     L553 --&gt; L554[1128]     L554 --&gt; L555[1130]     L555 --&gt; L556[1132]     L556 --&gt; L557[1134]     L557 --&gt; L558[1136]     L558 --&gt; L559[1138]     L559 --&gt; L560[1140]     L560 --&gt; L561[1142]     L561 --&gt; L562[1144]     L562 --&gt; L563[1146]     L563 --&gt; L564[1148]     L564 --&gt; L565[1150]     L565 --&gt; L566[1152]     L566 --&gt; L567[1154]     L567 --&gt; L568[1156]     L568 --&gt; L569[1158]     L569 --&gt; L570[1160]     L570 --&gt; L571[1162]     L571 --&gt; L572[1164]     L572 --&gt; L573[1166]     L573 --&gt; L574[1168]     L574 --&gt; L575[1170]     L575 --&gt; L576[1172]     L576 --&gt; L577[1174]     L577 --&gt; L578[1176]     L578 --&gt; L579[1178]     L579 --&gt; L580[1180]     L580 --&gt; L581[1182]     L581 --&gt; L582[1184]     L582 --&gt; L583[1186]     L583 --&gt; L584[1188]     L584 --&gt; L585[1190]     L585 --&gt; L586[1192]     L586 --&gt; L587[1194]     L587 --&gt; L588[1196]     L588 --&gt; L589[1198]     L589 --&gt; L590[1200]     L590 --&gt; L591[1202]     L591 --&gt; L592[1204]     L592 --&gt; L593[1206]     L593 --&gt; L594[1208]     L594 --&gt; L595[1210]     L595 --&gt; L596[1212]     L596 --&gt; L597[1214]     L597 --&gt; L598[1216]     L598 --&gt; L599[1218]     L599 --&gt; L600[1220]     L600 --&gt; L601[1222]     L601 --&gt; L602[1224]     L602 --&gt; L603[1226]     L603 --&gt; L604[1228]     L604 --&gt; L605[1230]     L605 --&gt; L606[1232]     L606 --&gt; L607[1234]     L607 --&gt; L608[1236]     L608 --&gt; L609[1238]     L609 --&gt; L610[1240]     L610 --&gt; L611[1242]     L611 --&gt; L612[1244]     L612 --&gt; L613[1246]     L613 --&gt; L614[1248]     L614 --&gt; L615[1250]     L615 --&gt; L616[1252]     L616 --&gt; L617[1254]     L617 --&gt; L618[1256]     L618 --&gt; L619[1258]     L619 --&gt; L620[1260]     L620 --&gt; L621[1262]     L621 --&gt; L622[1264]     L622 --&gt; L623[1266]     L623 --&gt; L624[1268]     L624 --&gt; L625[1270]     L625 --&gt; L626[1272]     L626 --&gt; L627[1274]     L627 --&gt; L628[1276]     L628 --&gt; L629[1278]     L629 --&gt; L630[1280]     L630 --&gt; L</pre></div>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		 <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>To the extent the preamble is limiting, Adler 940 discloses "[a] video imaging system."</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p><u>Adler 940 (Figure 1)</u></p>
<p>a camera control unit processing a continuous stream of digital video data;</p>	<p>"FIG. 3 is a block diagram showing an embodiment of a camera control unit of the video camera shown in FIG. 1." (Asaida 782 at 3:50-52.)</p> <p>"The video camera according to the present invention is constituted by the above mentioned camera head unit shown in FIG. 1 and the camera control unit CCU arranged and constituted as shown in FIG. 3." (Asaida 782 at 8:1-4.)</p> <p>"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable, not shown, constituting transmission means." (Asaida 782 at 8:5-10.)</p>	<p>"[O]n the external processor side, a memory section 24 equipped with an imaging memory 24A and a display memory 24B, a D/A converter 11, a brightness/color signal (Y/C) matrix circuit 25, a second CPU 26 for controlling these circuits, and a ROM 27 storing the setting data for the control meeting the selected television system of the NTSC or the PAL are provided." (Okada 852 at 4:34-40.)</p> <p>Fig. 1</p> 




U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p> <p>"The host computer 12 controls the camera operation. It can instruct the camera 10 when to take still or motion pictures, and set the electronic exposure time via the CCD timing generator 32, and set the analog gain in the CDS/gain block 24 from the microprocessor 38." (Endsley 471 at 3:54-58.)</p>  <p>FIG. 1</p> <p>Endsley 471 (Figure 1)</p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)</p> <p align="center"><b>FIG. 1</b></p> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p data-bbox="1455 1149 1749 1185"><u>Oshima 212 (Figure 2)</u></p> <p data-bbox="1213 1219 1990 1395">"The image processing apparatus 3A consists broadly of a CCD driving power supply 18, a video signal processing circuit 28, a CPU 29, a ROM 30, a RAM 31, a serial controller (SIO) 32, a parallel communication controller (PIO) 33, a watchdog timer (WDT) 34, a counter timer</p>



**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>(CTC) 35, a display controller 36, a display memory 40, a video signal switching circuit 37, a control signal production circuit 38, a real-time clock (RTC) 39, an operator panel 41, an LED 42, a buzzer 43, and a light adjustment control unit. The CCD driving power supply 18 applies a voltage to the CCD 17 in the endoscope 2. The video signal processing circuit 28 processes a video signal resulting from photoelectric conversion performed by the CCD 17. The CPU 29 carries out a plurality of arithmetic operations." (Oshima 212 at 7:15-27.)</p> <p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. . . . The CCU 4 comprises a controller 20 with local non-volatile digital memory 46, a blemish compensator 22 with associated volatile digital memory 48, a video signal processor 24, a pixel clock/pixel address register 50, a push-button interface and mode selector 28 for directing operation of controller 20." (Zu 391 at 3.)</p> <div data-bbox="1327 1058 1879 1318"> </div> <p align="center"><i>FIG. 2</i></p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope." (Adler 940 at 9:24-33.)</p> <p>"The software included with processing device 30 processes the output of the miniature endoscopic front-end 10. The software may typically control transfer of the images to the monitor of the PC 30 and their display thereon including steps of 3D modeling based on stereoscopic information as will be described below, and may control internal features of the endoscopic front end 10 including light intensity, and automatic gain control (AGC), again as will be described below." (Adler 940 at 9:39-47.)</p> 



**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p align="center"><u>Adler 940 (Figure 1)</u></p>
<p>a cable, connected to said camera control unit, for transmitting the stream of digital video data to said camera control unit; and</p>	<p>"The camera control unit CCU, constituting part of the video camera according to the present invention, is provided with a serial input/output port 40, as shown in FIG. 3, <u>which is connected to the serial input/output port 10 of the camera head unit by an optical fiber cable</u>, not shown, constituting transmission means." (Asaida 782 at 8:5-10 (emphasis added).)</p>	<p>"The USB device interface 40 connects to the USB host interface 14 by means of a USB cable 42." (Endsley 613 at 3:40-42.)</p> <p>"The USB cable 42 includes four wires, one pair for sending data to and from the host computer 12, and a second pair for supplying power to the camera 10 from the host computer 12." (Endsley 613 at 3:62-65.)</p> <div data-bbox="1318 776 1892 1133"> </div> <p align="center">FIG. 1</p> <p align="center"><u>Endsley 613 (Figure 1)</u></p> <p>"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is</p>


# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)</p> <p>"The USB cable 42 includes four wires, one pair for sending data to and from the host computer 12, and a second pair to supply power to the camera 10 from the host." (Endsley 471 at 3:46-48.)</p>  <p>FIG. 1</p> <p>Endsley 471 (Figure 1)</p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in</p>

U.S. PATENT NO. 7,471,310



Claims	Asaida 782	in combination with one or more of the following references
		<p>signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p> <p></p> <p><u>Dowdy 082 (Figure 1)</u></p> <p></p> <p><u>Dowdy 082 (Figure 4)</u></p>

# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1220 334 1934 440">"The connector 25 of the endoscope 2 is linked to a connector 27 of the image processing apparatus 3A by a cable 26." (Oshima 212 at 7:11-13.)</p>  <p data-bbox="1465 1182 1759 1214">Oshima 212 (Figure 2)</p> <p data-bbox="1220 1255 1976 1360">"The CCU 4 also comprises an input connector 30 whereby the CCU may be coupled to camera output connector 14 via a suitable cable 32." (Zu 391 at 3.)</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1312 332 1900 592" data-label="Diagram"> </div> <p align="center">FIG. 2</p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<div></div> <p>Adler 940 (Figure 1)</p>
a camera head, connected to said cable and	<p>"FIG. 1 is a block diagram showing an embodiment of a camera head unit of a video camera according to the present invention." (Asaida 782 at 3:44-46.)</p> <div></div> <p>FIG. 1</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p>

"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)




Claims	Asaida 782	in combination with one or more of the following references
	<p style="text-align: center;"><u>Asaida 782 (Figure 1)</u></p> <p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data HEAD<sub>OUT</sub>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p> <p>"Thus, with the present video camera unit, the two-line-concurrent three-color imaging output signals S<sub>RO</sub>, S<sub>RE</sub>, S<sub>GO</sub>, S<sub>GE</sub>, S<sub>BO</sub> and S<sub>BE</sub>, obtained by the solid-state image sensors 2R, 2G, and 2B, are changed by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE into two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>. The two-line-concurrent digital three-color signals D<sub>RO</sub>, D<sub>RE</sub>, D<sub>GO</sub>, D<sub>GE</sub>, D<sub>BO</sub> and D<sub>BE</sub>, are converted by the P/S converter 7 into serial data as the camera output data HEAD<sub>OUT</sub>, which are serially outputted at the serial input/output port 10 by means of the encoder/decoder 9." (Asaida 782 at 5:50-61.)</p>	<p style="text-align: center;"><u>Fig. 1</u></p> <p style="text-align: center;">Okada 852 (Figure 1)</p> <p>"The camera 10 is connected to a host computer 12 via a USB (universal serial bus) digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a "computer videoconference", etc." (Endsley 613 at 3:9-21.)</p>

**U.S. PATENT NO. 7,471,310**

**Claims**

**Asaida 782**

**in combination with one or more of the following references**




Endsley 613 (Figure 1)

"The system includes a camera 10 connected to a host computer 12 via a USB (universal serial bus) cable 42 connected to a USB digital host interface 14, which also provides power to the camera 10. . . . The camera 10 can acquire both still and motion images. The camera data is processed by the host computer 12 to create final images that can be displayed on a computer monitor 16, e.g., transmitted along with audio as part of a 'computer videoconference', etc." (Endsley 471 at 2:50-63.)

## Claims

Asaida 782

in combination with one or more of the following references




Endsley 471 (Figure 1)

"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)


"By varying parameters such as the type of endoscope, the endoscope mount, and the CCD optical format size, camera head 12 can be configured in numerous ways, all of which can produce different electrical signals to represent the same optical image. As illustrated in FIG. 1, camera head 12A includes an electronic endoscope 16A, while camera head


# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>12B includes an optical endoscope 16B. Electronic endoscope 16A is integrally connected to camera head 12A and has a CCD 18 positioned behind focussing optics (not shown) at its distal end. By contrast, <u>optical endoscope 16B has a mount 22 for attachment to camera head 12B, and includes an optical lens 24 positioned at its distal tip and an optical fiber 26 or relay lens assembly that transmits an image from optical lens 24 to a CCD 18 positioned, with support circuitry 27, within camera head 16B.</u>" (Dowdy 082 at 3:33-47 (emphasis added).)</p>  <p style="text-align: center;"><b>FIG. 1</b></p> <p style="text-align: center;"><u>Dowdy 082 (Figure 1)</u></p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. <u>Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in</u></p>


**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58 (emphasis added).)</p> <div data-bbox="1354 552 1879 941"> </div> <p align="center"><u>Dowdy 082 (Figure 4)</u></p> <p>"An endoscope system 1 in accordance with the first embodiment of the present invention shown in FIG. 1 consists broadly of an endoscope 2, and connected apparatuses (or peripheral equipment) to be selectively connected to the endoscope. The connected apparatuses include an image processing apparatus 3A, an image processing apparatus 3B, a cleaning apparatus 3C, a filing apparatus 3D, a monitor 4 a, an image recording apparatus 5 a, a filing apparatus 6 a, a monitor 4 b, an image recording apparatus 5 b, a filing apparatus 6 b, a filing apparatus 6 c,</p>


Claims	Asaida 782	in combination with one or more of the following references
		<p>and a monitor 4 d. The image processing apparatus 3A has the ability to communicate with the endoscope 2. . . ." (Oshima 212 at 5:15-26.)</p>  <p>Oshima 212 (Figure 1)</p> <p>"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p>embodiment." (Oshima 212 at 6:34-37.)</p>  <p>Oshima 212 (Figure 2)</p> <p>"The connector 25 of the endoscope 2 is linked to a connector 27 of the image processing apparatus 3A by a cable 26." (Oshima 212 at 7:11-13.)</p> <p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. The camera comprises an optical</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>system 6 and a CCD array 10. The latter produces a video signal output when it is illuminated with light via optical system 6. This video signal output is fed by an internal transmission bus 12 to an output connector 14 which forms part of the camera." (Zu 391 at 3.)</p>  <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless</p>




U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>  <p style="text-align: center;">Adler 940 (Figure 1)</p>
<p>an endoscope, for providing the stream of digital video data, said camera head including;</p>	<p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p>

## Claims

Asaida 782

in combination with one or more of the following references





Okada 852 (Figure 1)

"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)

"By varying parameters such as the type of endoscope, the endoscope mount, and the CCD optical format size, camera head 12 can be configured in numerous ways, all of which can produce different electrical signals to represent the same optical image. As illustrated in FIG. 1, camera head 12A includes an electronic endoscope 16A, while camera head


# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>12B includes an optical endoscope 16B. Electronic endoscope 16A is integrally connected to camera head 12A and has a CCD 18 positioned behind focussing optics (not shown) at its distal end. By contrast, <u>optical endoscope 16B has a mount 22 for attachment to camera head 12B, and includes an optical lens 24 positioned at its distal tip and an optical fiber 26 or relay lens assembly that transmits an image from optical lens 24 to a CCD 18 positioned, with support circuitry 27, within camera head 16B.</u>" (Dowdy 082 at 3:33-47 (emphasis added).)</p>  <p style="text-align: center;"><b>FIG. 1</b></p> <p style="text-align: center;"><u>Dowdy 082 (Figure 1)</u></p> <p>"An endoscope system 1 in accordance with the first embodiment of the present invention shown in FIG. 1 consists broadly of an endoscope 2, and connected apparatuses (or peripheral equipment) to be selectively connected to the endoscope. The connected apparatuses include an image processing apparatus 3A, an image processing apparatus 3B, a cleaning apparatus 3C, a filing</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p>apparatus 3D, a monitor 4 a, an image recording apparatus 5 a, a filing apparatus 6 a, a monitor 4 b, an image recording apparatus 5 b, a filing apparatus 6 b, a filing apparatus 6 c, and a monitor 4 d. The image processing apparatus 3A has the ability to communicate with the endoscope 2. . . ."</p> <p>(Oshima 212 at 5:15-26.)</p>  <p>Oshima 212 (Figure 1)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p data-bbox="1220 331 2003 472">"FIG. 2 is a block diagram showing in detail the endoscope 2 and the image processing apparatus 3A having the communicating ability which are employed in the present embodiment." (Oshima 212 at 6:34-37.)</p> <div data-bbox="1360 516 1864 1224"><p>The diagram illustrates the internal components and interconnections of an endoscope (2) and an image processing apparatus (3A). The endoscope (2) at the top contains a CCD sensor (16, 17) connected to a light source apparatus (13) and a regulator (19). It also includes a supply voltage detector (23), a CPU (21), nonvolatile memory (20), and a connector (25). The image processing apparatus (3A) below it features a video signal processing circuit (28) and a video signal switching circuit (37) that interface with the endoscope's connector (25) via connector 27. The image processing apparatus also includes a CCD driving power supply (18), display memory (40), control signal production circuit (36), display controller (30), CPU (29), PIO (33), CTC (35), SIO (32), RTC (39), WDT (34), RAM (31), ROM (30), operator panel (41), LED (42), buzzer (43), keyboard (44), monitor (4a), image recording apparatus (5a), and filing apparatus (6a). Various other components like REGULATOR, SUPPLY VOLTAGE DETECTOR, and CONNECTOR are also shown within the endoscope's internal structure.</p></div> <p data-bbox="1465 1268 1759 1300"><u>Oshima 212 (Figure 2)</u></p> <p data-bbox="1220 1341 1934 1409">"The connector 25 of the endoscope 2 is linked to a connector 27 of the image processing apparatus 3A by a</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>cable 26." (Oshima 212 at 7:11-13.)</p> <p>"This invention relates to compensating for CCD blemishes in video cameras and more particularly to cameras that are designed to be used interchangeably with camera control units, notably but not exclusively video cameras that are incorporated in endoscopes for use with medical imaging systems." (Zu 391 at 1.)</p> <p>"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (the USB input for example)." (Adler 940 at 9:24-38.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Adler 940 (Figure 1)</u></p>
an imager,	<p>"In the camera head unit, shown in FIG. 1, the present invention includes a three CCD solid state color imaging device in which the imaging light from an object in a field of view is separated by an imaging pickup device 1 into three primary color components and in which three primary color object images are produced by three solid state imaging sensors 2R, 2G and 2B." (Asaida 782 at 4:9-15.)</p>	<p>"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p>

Claims

Asaida 782

in combination with one or more of the following references





FIG. 1

Asaida 782 (Figure 1)




Okada 852 (Figure 1)

"The camera 10 includes an optical section 18 for imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array pattern (see U.S. Pat. No. 3,971,065 for a description of the Bayer pattern)." (Endsley 613 at 3:24-31.)



**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1295 328 1906 709" data-label="Diagram"> </div> <p align="center">FIG. 1</p> <p align="center"><u>Endsley 613 (Figure 1)</u></p> <p>"The camera 10 includes an optical section 18 from imaging light from a subject upon an electronic image sensor 20. A preferred image sensor is a Kodak KAI-0320CM interline transfer, progressive-scan charge-coupled-device (CCD) image sensor with a usable active image area having 640 columns and 480 rows of color photoelements arranged in the well-known Bayer color filter array patterns shown in FIG. 2 (see U.S. Pat. No. 3,971,065 for further description of the Bayer pattern). As shown in FIG. 2, the sensor 20 includes light shielded vertical registers 50 and a horizontal readout register 52. Details of a single photoelement 54 are shown in FIG. 3. Each photoelement 54 includes a light-sensitive photodiode 56 supported on a substrate 58 adjacent the light-shielded vertical register 50." (Endsley 471 at 2:66-3:12.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p>FIG. 1</p> <p><u>Endsley 471 (Figure 1)</u></p> <p>"Referring to FIG. 1, a video endoscopy or borescope system 10 includes a camera head 12 and a camera processor 14. Camera head 12 includes an endoscope 16 for insertion into a region such as a body cavity, and an imaging device, such as a CCD 18, that produces electrical signals representative of an optical image at the distal end of endoscope 16. Camera processor 14 processes the electrical signals produced by camera head 12 to generate a video image that is displayed on a video monitor 20." (Dowdy 082 at 3:24-32.)</p> <p>"By varying parameters such as the type of endoscope, the endoscope mount, and the CCD optical format size, camera head 12 can be configured in numerous ways, all of which can produce different electrical signals to represent the same optical image. As illustrated in FIG. 1, camera head 12A</p>

**U.S. PATENT NO. 7,471,310**


Claims	Asaida 782	in combination with one or more of the following references
		<p>includes an electronic endoscope 16A, while camera head 12B includes an optical endoscope 16B. Electronic endoscope 16A is integrally connected to camera head 12A and has a CCD 18 positioned behind focussing optics (not shown) at its distal end. By contrast, <u>optical endoscope 16B has a mount 22 for attachment to camera head 12B, and includes an optical lens 24 positioned at its distal tip and an optical fiber 26 or relay lens assembly that transmits an image from optical lens 24 to a CCD 18 positioned, with support circuitry 27, within camera head 16B.</u>" (Dowdy 082 at 3:33-47 (emphasis added).)</p> <div data-bbox="1312 771 1900 1079"> <p align="center"><b>FIG. 1</b></p> </div> <p align="center"><u>Dowdy 082 (Figure 1)</u></p> <p>"The output of preamplifier 98 is connected to the input of a sample and hold circuit 104 that passes only portions of the output. The output of sample and hold circuit 104 is supplied to an analog processing circuit 106 that is also controlled by signal processing controller 102. In controlling analog processing circuit 106, signal processing controller 102 uses</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>values from lookup table 68 that have been loaded into memory 70. As discussed above, if these values have been modified or replaced by MPU 48 based on information from NVS 28 of camera head 12, then analog processing circuit 106 will be affected by the new values." (Dowdy 082 at 7:27-37.)</p> <p>"An analog to digital converter 108 converts the output of analog processing circuit 106 into a digital signal, and supplies the digital signal to a digital signal processor (DSP) 110 that is controlled by signal processing controller 102. Once again, signal processing controller 102 controls digital signal processor using values from memory 70 that can be modified or replaced by MPU 48 in response to information from NVS 28 of camera head 12." (Dowdy 082 at 7:38-45.)</p> <p>Because digital-to-analog conversion takes place in the CCU, the imager 18 must generate an analog stream of video data.</p> <p>"The illuminated object is imaged by a solid-state imaging device located on an image plane, for example, a charge-coupled device (CCD) 17 through an objective 16 locked in an observation window formed in the distal part 14. The CCD 17 photoelectrically converts the optical image." (Oshima 212 at 6:49-53.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1360 329 1864 1027"></div> <p>Oshima 212 (Figure 2)</p> <p>"Figure 1 illustrates a prior art video system comprising a camera 2 and a CCU 4. The camera comprises an optical system 6 and a CCD array 10. The latter produces a video signal output when it is illuminated with light via optical system 6. This video signal output is fed by an internal transmission bus 12 to an output connector 14 which forms part of the camera." (Zu 391 at 3 (emphasis added).)</p>


**U.S. PATENT NO. 7,471,310**



Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1323 365 1879 625" data-label="Diagram"> </div> <p align="center"><i>FIG. 2</i></p> <p align="center"><u>Zu 391 (Figure 2)</u></p> <p>"Reference is now made to FIG. 2, which is an internal block diagram of an endoscope according to a preferred embodiment of the present invention. A miniature endoscope 40 is connected by a wire 42 to an adapter 44. The endoscope 40 comprises an image sensor 46 which may typically comprise a CMOS or CCD or like sensing technology, an optical assembly 48, a light or illumination source 50, communication interface 52 and controller 54. The wired unit of FIG. 2 preferably includes a voltage regulator 56." (Adler 940 at 9:48-57.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p><u>Adler 940 (Figure 2)</u></p> <p>"The present invention relates generally to the field of interface circuits, and more particularly, to interface circuitry for providing selectable single-ended and differential signal output from a CMOS image sensor to an external digital signal processor." (Chung 290 at 1:11-15.)</p> <p>"One of the advantages of CMOS image sensors (CMOS imagers) over CCD imagers is that the CMOS imager chip can include digital signal processing circuitry. In practice, the signal processing is more often performed on a companion chip, in order to provide greater application flexibility. However, CMOS imagers often have integrated analog to digital converters to convert the analog signal to a digital bit stream that can be processed by the companion chip. The digitized information then must be transferred to companion chip or other external devices for picture storage, processing, or transmission." (Chung 290 at 1:17-27.)</p> <p>"FIG. 4 illustrates CMOS video imaging sensing circuitry</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>according to the preferred embodiment disclosed in co-pending U.S. application Ser. No 09/062,343. This circuitry includes a CMOS image sensor chip 50 and an image processor chip 52. The CMOS image sensor chip 50 typically includes a number of light responsive CMOS pixel sensors which develop analog signals representative of an image. These analog signals are then A to D converted by the ADC circuit to form digital signals Din0, Din1 . . . Dinn. The image processor chip 52 includes a data processor 53 which performs various manipulations of the image data such as compression and color processing. The processor 53 may be software driven or a hardware embodiment." (Chung 290 at 2:14-26.)</p>



Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>
including an analog to digital converter for generating	"The two-line-concurrent three-color imaging output signals $S_{RO}$ , $S_{RE}$ , $S_{GO}$ , $S_{GE}$ , $S_{BO}$ and $S_{BE}$ , processed for level adjustment by the level adjustment circuits 4RO, 4RE, 4GO, 4GE, 4BO and 4BE, are transmitted by means of low-pass filters 5RO, 5RE, 5GO, 5GE, 5BO and 5BE, respectively, to A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, functioning as analog/ digital converting means,	"[T]o the CCD 1, an AGC (automatic gain control) circuit including a CDS (correlative double sampling) circuit is connected similarly to that in the prior art, and to this AGC circuit 5, a DSP (digital signal processor) circuit 22 is connected through an A/D converter 6." (Okada 852 at 4:29-33.)

Claims	Asaida 782	in combination with one or more of the following references
the stream of digital video data;	<p>respectively." (Asaida 782 at 5:14-22.)</p> <p>"A driving clock <math>CK_{AD}</math> having a frequency four times the frequency of the color subcarrier frequency <math>f_{SC}</math>, or <math>4f_{SC}</math>, is supplied to the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, by means of a timing generator, not shown. The A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE digitize the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math> with the <math>4f_{SC}</math> driving clock <math>CK_{AD}</math> to produce two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, respectively. The two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, produced by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, are supplied to a parallel/serial converter (P/S converter) 7 and to a signal processing section 8." (Asaida 782 at 5:23-37.)</p>	<p>Fig. 1</p>  <p>Okada 852 (Figure 1)</p> <p>"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 613 at 3:31-37.)</p>  <p>FIG. 1</p>

Claims

Asaida 782

in combination with one or more of the following references




FIG. 1

Asaida 782 (Figure 1)

Endsley 613 (Figure 1)

"An analog section 22 in the camera 10 includes the sensor 20, a CDS/gain block 24 for performing correlated double sampling (CDS) and setting the analog gain, an analog-to-digital (A/D) converter 26 for converting the analog output signal from the CCD sensor 20 to, e.g., an 8-bit digital signal, and CCD clock drivers 28 for clocking the sensor 20." (Endsley 471 at 3:13-18.)






FIG. 1

Endsley 471 (Figure 1)

"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-19 (emphasis added).)</p>  <p style="text-align: center;"><u>Adler 940 (Figure 4)</u></p> <p>Because "the electrical signals are digitized and passed to a</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>transmitting device 62" in the camera head, the camera head must contain a converter for converting an analog stream of video data into a stream of digital video data.</p> <p>"One of the advantages of CMOS image sensors (CMOS imagers) over CCD imagers is that the CMOS imager chip can include digital signal processing circuitry. In practice, the signal processing is more often performed on a companion chip, in order to provide greater application flexibility. However, <u>CMOS imagers often have integrated analog to digital converters to convert the analog signal to a digital bit stream</u> that can be processed by the companion chip. The digitized information then must be transferred to companion chip or other external devices for picture storage, processing, or transmission." (Chung 290 at 1:17-27 (emphasis added).)</p> <p>"FIG. 4 illustrates CMOS video imaging sensing circuitry according to the preferred embodiment disclosed in co-pending U.S. application Ser. No 09/062,343. This circuitry includes a CMOS image sensor chip 50 and an image processor chip 52. The CMOS image sensor chip 50 typically includes a number of light responsive CMOS pixel sensors which develop analog signals representative of an image. These analog signals are then A to D converted by the ADC circuit to form digital signals Din0, Din1 . . . Dinn. The image processor chip 52 includes a data processor 53 which performs various manipulations of the image data such as compression and color processing. The processor 53 may be software driven or a hardware embodiment." (Chung 290 at</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p>2:14-26.)</p>  <p>Chung 290 (Figure 4)</p>
a serializer, for serializing the stream	<p>"A driving clock <math>CK_{AD}</math> having a frequency four times the frequency of the color subcarrier frequency <math>f_{SC}</math>, or <math>4f_{SC}</math>, is supplied to the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, by means of a timing generator, not shown. The A/D converters 6RO, 6RE, 6GO,</p>	<p>To the extent this element is not expressly disclosed, it is inherent in Endsley 613 by virtue of disclosing and claiming USB as a communications medium.</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
<p>of digital video data for continuous transmission over said cable</p>	<p>6GE, 6BO and 6BE digitize the two-line-concurrent three-color imaging output signals <math>S_{RO}</math>, <math>S_{RE}</math>, <math>S_{GO}</math>, <math>S_{GE}</math>, <math>S_{BO}</math> and <math>S_{BE}</math> with the <math>4f_{sc}</math> driving clock <math>CK_{AD}</math> to produce two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, respectively. The two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, produced by the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, are supplied to a parallel/serial converter (P/S converter) 7 and to a signal processing section 8." (Asaida 782 at 5:23-37.)</p> <p>"The P/S converter 7 changes the two-line-concurrent digital three color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, supplied from the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO, and 6BE, from parallel data into serial data. The serial data, produced by the P/S converter 7, are supplied as camera output data <math>HEAD_{OUT}</math> to a light-transmitting encoder/decoder 9." (Asaida 782 at 5:38-44.)</p> <p>"The encoder/decoder 9 encodes the serial data, that is, the camera output data <math>HEAD_{OUT}</math>, supplied from the P/S converter 7, and outputs the encoded data at a serial input/output port 10 over an optical fiber cable, not shown." (Asaida 782 at 5:45-49.)</p>	<p>Specifically, section 10.2.2 of the USB Specification Revision 1.0 (Jan. 15, 1996) explains that "[t]he actual transmission of data across the physical USB takes place as a serial bit stream. A Serial Interface Engine (SIE), whether implemented as part of the host or a USB device, handles the serialization and deserialization of USB transmissions. On the host, this SIE is part of the host controller." (USB Spec. Rev. 1.0 at 200.)</p> <p>Thus, in order for USB to be implemented as disclosed and claimed in Endsley 613, there must be "a serializer, for serializing the stream of digital video data for transmission over said cable."</p> <div data-bbox="1312 841 1900 1209"> </div> <p align="center">FIG. 1</p> <p align="center"><u>Endsley 613 (Figure 1)</u></p> <p>To the extent this element is not expressly disclosed, it is inherent in Endsley 471 by virtue of disclosing and claiming USB as a communications medium.</p>



Claims

Asaida 782

in combination with one or more of the following references




FIG. 1

Asaida 782 (Figure 1)

Specifically, section 10.2.2 of the USB Specification Revision 1.0 (Jan. 15, 1996) explains that "[t]he actual transmission of data across the physical USB takes place as a serial bit stream. A Serial Interface Engine (SIE), whether implemented as part of the host or a USB device, handles the serialization and deserialization of USB transmissions. On the host, this SIE is part of the host controller." (USB Spec. Rev. 1.0 at 200.)

Thus, in order for USB to be implemented as disclosed and claimed in Endsley 471, there must be "a serializer, for serializing the stream of digital video data for transmission over said cable."




FIG. 1



Endsley 471 (Figure 1)

"Reference is now made to FIG. 1, which is a basic block diagram of a basic configuration of an endoscope according



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>to a first embodiment of the present invention. The figure shows a basic configuration of the endoscopic system including interconnections. The configuration comprises a miniature endoscopic front-end 10, hereinafter simply referred to as an endoscope, attached by a wire connection 20 to a processing device 30, typically a PC, the PC having appropriate software for carrying out image processing of the output of the endoscope. The skilled person will appreciate that the wire connection 20 may be an optical connection or may instead use RF or a like means of wireless communication. The miniature endoscopic front-end 10 may be designed for connection to any standard PC input (<u>the USB input for example</u>).'' (Adler 940 at 9:24-38 (emphasis added).)</p> <p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. <u>The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30.</u>" (Adler 940 at 10:7-19 (emphasis added).)</p>


# U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>Because both USB and LVDS are contemplated by Adler 940 as a means for transmitting the stream of digital video data over cable 20, both of which are serial communication protocols, the camera head must include a component that a serializes the digital video data.</p>
<p>a processor; and</p>	<p>"The signal processing section 8 adds the two-line-concurrent digital three-color signals <math>D_{RO}</math>, <math>D_{RE}</math>, <math>D_{GO}</math>, <math>D_{GE}</math>, <math>D_{BO}</math> and <math>D_{BE}</math>, supplied from the A/D converters 6RO, 6RE, 6GO, 6GE, 6BO and 6BE, for each of the color signals, in such a manner that switching between upper and lower lines on both sides of a center line is done on a field-by-field basis to form interlaced digital three-color signals <math>D_R</math>, <math>D_G</math> and <math>D_B</math>. The signal processing section 8 also processes the digital three color signals <math>D_R</math>, <math>D_G</math> and <math>D_B</math> using, for example, gamma correction and image enhancement." (Asaida 782 at 5:62-6:4.)</p>  <p><b>FIG. 1</b></p>	<p>"A digital section 30 includes a CCD timing generator 32, a static RAM memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 613 at 3:38-40.)</p> <p>"The microprocessor 38, which may be the Intel 82930 microprocessor, reads data from the line store 34, and transfers the data to the computer 12 via the USB interface 40 (which may be incorporated as part of the microprocessor 38)." (Endsley 613 at 3:58-62.)</p>  <p><b>FIG. 1</b></p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
	<p><u>Asaida 782 (Figure 1)</u></p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok., Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p><u>Endsley 613 (Figure 1)</u></p> <p>"A digital section 30 includes a CCD timing generator 32, a static RAM line store memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 471 at 3:19-22.)</p> <p>"The USB interface 40, which may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor, reads data from the line store 34." (Endsley 471 at 3:43-46.)</p> <p>FIG. 1</p> <p><u>Endsley 471 (Figure 1)</u></p> <p>"As shown in FIG. 1, camera processor 14 includes a microprocessing unit ("MPU") 48, a CCD driver 50, and signal processing ("SP") circuitry 52. In operation, MPU 48</p>


Endsley 471 (Figure 1)

"The USB interface 40, which may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor, reads data from the line store 34." (Endsley 471 at 3:43-46.)




"As shown in FIG. 1, camera processor 14 includes a microprocessing unit ("MPU") 48, a CCD driver 50, and signal processing ("SP") circuitry 52. In operation, MPU 48

U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>provides control to CCD driver 50 for transmitting driving signals to CCD 18 in camera head 12. In response to the driving signals, CCD 18 produces electrical signals representing an image of objects within the field of view of CCD 18, and transmits the electrical signals to signal processing circuitry 52. Signal processing circuitry 52 processes the electrical signals from CCD 18 and converts them to video signals for displaying the image on video monitor 20." (Dowdy 082 at 4:60-5:3.)</p>  <p style="text-align: center;"><b>FIG. 1</b></p> <p style="text-align: center;"><u>Dowdy 082 (Figure 1)</u></p> <p>"Referring also to FIG. 3, MPU 48 uses the information stored in NVS 28 to control the operation of CCD driver 50 and signal processing circuitry 52. When the user connects cable 32 of camera head 12 to camera processor 14, and, if necessary, powers up video endoscopy system 10, MPU 48 detects the connection and responds by downloading the</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaída 782	in combination with one or more of the following references
		<p>information from NVS 28 into a memory 58, such as a RAM, of MPU 48 (step 200). MPU 48 reads the stored information out of NVS 28 through a serial data link in cable 32 that includes a CLOCK line 60 controlled by MPU 48 and a DATA line 62 that is shared by NVS 28 and MPU 48." (Dowdy 082 at 5:9-19.)</p> <p>"MPU 48 communicates with signal processing circuitry 52 through a bidirectional serial data link that includes a CLOCK line 80 controlled by MPU 48 and a DATA line 82 that is shared by MPU 48 and signal processing circuitry 52. MPU 48 also controls an ENABLE line 84 that activates external control of signal processing circuitry 52." (Dowdy 082 at 6:1-6.)</p> <p>"After modifying the values of table entries 72-78 received from signal processing circuitry 52, MPU 48 transmits the updated values to signal processing circuitry 52 (step 218). When entries from NVS 28 reflect replacement values for entries in lookup table 68, MPU 48 transmits the replacement values (step 218) without requesting values from signal processing circuitry and modifying those values (steps 208-216)." (Dowdy 082 at 6:18-25.)</p> <p>"After signal processing circuitry 52 receives the updated values from MPU 48 (step 220), signal processing circuitry 52 uses the updated values in processing the electrical signals from CCD 18 for display on video monitor 20 (step 222). That is, signal processing circuitry 52 uses the updated values in locations 69—rather than the nominal values from</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>lookup table 68—in performing the conversion of the electrical signals from CCD 18 to video signals." (Dowdy 082 at 6:26-33.)</p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p>  <p align="center"><b>FIG. 4</b></p>

Dowdy 082 (Figure 4)

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"MPU 48 controls signal processor 96 in response to signals from button switches 92 and signals from controls in a front panel 100 of camera controller 94. The controls in front panel 100 allow the user of video endoscopy system 10 to configure button switches 92 to perform desired functions. Thus, for example, button switches 92 could be configured to cause signal processor 96 to pause the video image displayed at video monitor 20 (FIG. 1). MPU 48 also displays system parameters at front panel 100, interacts with NVS 28 by downloading information about camera head 12 and updating run time information in NVS 28, updates signal processing parameters in light of the information about camera head 12, and communicates with signal processor 96, all as discussed above." (Dowdy at 6:59-7:5.)</p> <p>Although MPU 48 is located in camera processor 14, it is contained within camera controller 94 which is independent of camera processor 96. Because camera controller 94 and camera processor 96 are independent units housed within camera processor 14, camera controller 94 (and as a result, MPU 48) could have been located in camera head 12. Locating camera controller 94 in the camera head 12 would have been a design option attractive to one of ordinary skill in the art looking to minimize communication circuitry between NVS 28 and MPU 48, as both would be housed within camera 12.</p> <p>"A regulator 19, a programmable nonvolatile memory 20, a CPU 21, a selector (SEL) 22, a supply voltage detector 23, a</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>scope switch 24, and a connector 25 are arranged behind the rear end of the insertion unit 11 of the endoscope 2. The regulator 19 converts a CCD driving voltage fed from a CCD driving power supply 18 incorporated in the image processing apparatus 3A into a desired voltage. The programmable nonvolatile memory 20 in which the endoscope-related data is stored is realized with an EEPROM, a flash ROM, an FRAM, or an MRAM." (Oshima 212 at 6:54-63.)</p> <p>"The CPU 21 includes a one-chip microcomputer for performing a plurality of arithmetic operations including communication and writing, or reading. Specifically, the CPU 21 transmits or receives the endoscope-related data to or from the image processing apparatus 3A through a serial interface, and writes or reads the endoscope-related data in or from the nonvolatile memory 20. The CPU 21 includes a ROM, a RAM, a watchdog timer (WDT), a serial controller (S10), a parallel controller (P10), and a counter (CTC). The selector 22 acts as a serial interface means for transmitting or receiving the endoscope-related data over a sole signal line 49. The supply voltage detector 23 detects a fluctuation or drop in supply voltage and outputs a reset signal, thus preventing a malfunction of the CPU 21 or the nonvolatile memory 20." (Oshima 212 at 6:63-7:10.)</p>



U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>Oshima 212 (Figure 2)</p>
a memory device, accessible by said processor,	Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i> , 406 F.3d 1365, 1373-74 (Fed. Cir. 2005)	"In FIG. 1 and FIG. 2, the circuit configuration of an electronic endoscope according to the embodiment is shown. In FIG. 1, the CCD 1 arranged on the scope side is an imaging element for the NTSC system having a number of scanning lines or the like suitable for the scanning line of the

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
containing camera head information.	<p>(citing <i>Helifix Ltd. v. Blok-Lok, Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p> <p>Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.</p>	<p>NTSC system, and to this CCD 1, a timing generator 16 is connected, and to this timing generator 16, an NTSC crystal oscillator 17, a PAL crystal oscillator 18, and a switching device 19 are provided. Furthermore, a first CPU 20 is provided, which controls the total while controlling this switching device 19, and by the control of this first CPU 20, either of the oscillators 17, 18 is selected." (Okada 852 at 4:4-15.)</p> <p style="text-align: center;">Fig. 1</p> <p style="text-align: center;"><u>Okada 852 (Figure 1)</u></p> <p>"A digital section 30 includes a CCD timing generator 32, a static RAM memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 613 at 3:38-40.)</p> <p>"The output of the line store memory 34 is connected to the host computer 12 via the USB device interface 40, which operates at a maximum data rate of 12 M bits/sec. (See the</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaída 782	in combination with one or more of the following references
		<p>article 'Universal Serial Bus to Simplify PC I/O', by Michael Slater in <i>Microprocessor Report</i>, Volume 9, Number 5, Apr. 17, 1995 for more detail about the benefits of the USB interface.) The microprocessor 38, which may be the Intel 82930 microprocessor, reads data from the line store 34, and transfers the data to the computer 12 via the USB interface 40 (which may be incorporated as part of the microprocessor 38)." (Endsley 613 at 3:51-62.)</p> <p><i>Alternatively</i>, this limitation is met by camera registers 72.</p> <p>"The operational modes of the camera 10 can be adjusted from the host computer 12. More particularly, the microprocessor 38 includes camera registers 72 that store at least two different camera configurations communicated from the host computer 12 for controlling the image sensor in at least two modes, wherein each configuration includes information defining a plurality of camera parameters as shown in the first column of Table 1." (Endsley 613 at 5:3-10.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>FIG. 1</p>
		<p><u>Endsley 613 (Figure 1)</u></p> <p><i>Alternatively</i>, this limitation is met by memory in the USB device interface that contains information related to USB descriptors.</p> <p>"The USB interface 40 . . . may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor." (Endsley 613 at 3:43-45.) "USB devices report their attributes using descriptors. A descriptor is a data structure with a defined format. Each descriptor begins with a byte-wide field that contains the total number of bytes in the descriptor followed by a byte-wide field that identifies the descriptor type.</p> <p>"Using descriptors allows concise storage of the attributes of individual configurations because each configuration may reuse descriptors or portions of descriptors from other configurations that have the same characteristics. In this</p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<p>manner, the descriptors resemble individual data records in a relational database." (USB Spec. Rev. 1.0 at 181.)</p> <p>"A device descriptor describes general information about a USB device. It includes information that applies globally to the device and all of the device's configurations. A USB device has only one device descriptor." (USB Spec. Rev. 1.0 at 182.)</p> <p>"A digital section 30 includes a CCD timing generator 32, a static RAM line store memory 34, a line store timing generator 36, a microprocessor 38, and a USB device interface 40." (Endsley 471 at 3:19-22.)</p> <p>"The output of the line store memory 34 is connected to the host computer 12 via the USB device interface 40, which operates at a maximum data rate of 12M bits/sec. (See the article 'Universal Serial Bus to Simplify PC I/O', by Michael Slater in Microprocessor Report, Volume 9, Number 5, Apr. 17, 1995 for more detail about the benefits of the USB interface.) The USB interface 40, which may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor, reads data from the line store 34." (Endsley 471 at 3:37-46.)</p> <p>"[T]he present invention includes a novel way of 'line throttle clocking' the image sensor 20 by varying a line blanking interval 68 from line to line, as shown in FIG. 5, so as to transfer lines of data from the CCD image sensor 20 into the line store memory 34 at the appropriate time." (Endsley 471</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>at 4:54-59.)</p> <p>"FIG.5 shows that, once the image data is transferred by the readout pulse 60 to the light-protected vertical registers 50, the line clocking is 'throttled' to accommodate the storage capacity of the line store memory 34. The line store memory 34 is capable of storing a small number of lines of data and provides block transfer capability at low cost. Whenever the line store memory 34 has sufficient room to accommodate a new line of image data, the timing generator 32 creates the vertical and horizontal timing pulses 62 and 64 needed to read out the next line from the image sensor, as shown in FIG. 5, and then returns to a wait state until sufficient data is transferred from the line store memory 34 to the computer 12 so as to provide room for the next line. Since the waiting period (equal to the line blanking time) depends on the USB bus traffic, the line readout times and frame readout times are variable, rather than fixed, as in prior art cameras." (Endsley 471 at 4:60-5:9.)</p> <p>FIG. 1</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p><u>Endsley 471 (Figure 1)</u></p> <p><i>Alternatively</i>, this limitation is met by memory in the USB device interface that contains information related to USB descriptors.</p> <p>"The USB interface 40 . . . may be incorporated as part of the microprocessor 38, such as the Intel 82930 microprocessor." (Endsley 471 at 3:43-45.) "USB devices report their attributes using descriptors. A descriptor is a data structure with a defined format. Each descriptor begins with a byte-wide field that contains the total number of bytes in the descriptor followed by a byte-wide field that identifies the descriptor type.</p> <p>"Using descriptors allows concise storage of the attributes of individual configurations because each configuration may reuse descriptors or portions of descriptors from other configurations that have the same characteristics. In this manner, the descriptors resemble individual data records in a relational database." (USB Spec. Rev. 1.0 at 181.)</p> <p>"A device descriptor describes general information about a USB device. It includes information that applies globally to the device and all of the device's configurations. A USB device has only one device descriptor." (USB Spec. Rev. 1.0 at 182.)</p> <p>"An apparatus sends electrical signals that represent an</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>optical image to a processor for conversion to video signals suitable for display on a display device. The apparatus includes a device for insertion into a region to be viewed for developing an optical image of the region, an imager for generating electrical signals that represent the optical image, and a digital memory for storing information about the imager. The device is adapted to be connected to the processor so that the processor can receive the electrical signals from the imager and obtain information from the digital memory. The processor uses the information from the digital memory in performing the conversion." (Dowdy 082 at Abstract.)</p> <p>"The camera head and endoscope are typically detachable as a unit from the control unit so that a variety of camera heads can be used with a single control unit. This offers a number of advantages. For example, if a first camera head fails, the control unit can be operated with another camera head while the first camera head is being serviced. Also, different types of camera heads, each of which may be most useful for certain procedures, can be used with a single control unit so as to avoid the expense of purchasing and maintaining multiple control units." (Dowdy 082 at 1:25-34 (Background of the Invention).)</p> <p>"In one general aspect, this invention features an apparatus for providing electrical signals that represent an optical image to a processor for conversion to video signals suitable for display on a display device. The apparatus includes a device for insertion into a region to be viewed for developing</p>



U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>an optical image of the region, an imager for generating electrical signals that represent the optical image, and a digital memory for storing information about the imager. The device is adapted to be connected to the processor so that the processor can receive the electrical signals from the imager and obtain information from the digital memory. The processor uses the information from the digital memory in performing the conversion." (Dowdy 082 at 1:38-50 (Summary of the Invention).)</p> <p>"The digital memory stores information about the configuration of the imager. This information can include the location of the imager relative to the device. For example, the information identifies whether the imager is located at the distal end or the proximal end of the device. The imager is a charge coupled device. The information identifies an optical format size of the charge coupled device." (Dowdy 082 at 1:53-59.)</p> <p>"The digital memory also stores information about variations in performance characteristics of the imager relative to nominal performance characteristics. When the apparatus includes optics, the information in the digital memory accounts for variations in performance characteristics of the optics relative to nominal performance characteristics. Similarly, when the imager includes a charge coupled device or a cable for connection to the processor, the information accounts for variations in performance characteristics of the charge coupled device or the cable relative to nominal performance characteristics. The information also identifies</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>variations in luminance and color reproduction by the imager." (Dowdy 082 at 1:60-2:5 (Summary of the Invention).)</p> <p>"When the apparatus is designed for application to particular regions, the information identifies characteristics of the region to be viewed by the imager. This allows the processor to optimize the conversion for parameters that are desirable in a particular application." (Dowdy 082 at 2:6-10.)</p> <p>"In one embodiment, the digital memory is a non-volatile storage device, and can be implemented using an EEPROM." (Dowdy 082 at 2:16-17.)</p> <p>"When the information stored in the digital memory identifies the configuration of the device, the processor modifies the conversion based on the configuration. This allows the processor to automatically optimize the conversion for different configurations of the device." (Dowdy 082 at 2:34-38.)</p> <p>"Referring also to FIG. 2, to enable different types of camera heads 12 to be used with camera processor 14 without impacting the quality of the video image displayed on video monitor 20, each camera head 12A, 12B (referred to generally with reference numeral 12) includes a non-volatile storage device ("NVS") 28 that stores information identifying the configuration 30 of the particular camera head 12A, 12B. Camera processor 14 uses the information stored in NVS 28 to modify processing of the electrical</p>

U.S. PATENT NO. 7,471,310

Claims	Asaida 782	in combination with one or more of the following references
		<p>signals produced by camera head 12, and thereby accounts for the properties of the configuration 30 to which camera head 12 belongs. In a preferred embodiment, NVS 28 is implemented as an electrically erasable programmable read only memory ("EEPROM"). One such EEPROM is an eight pin, 256 byte storage capacity memory available from the Xicor Corp. as model number 24XC02." (Dowdy 082 at 3:62-4:10.)</p> <div data-bbox="1323 649 1890 966"></div> <p><b>FIG. 1</b></p> <p><u>Dowdy 082 (Figure 1)</u></p>

**U.S. PATENT NO. 7,471,310**

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1312 332 1879 722" data-label="Diagram"> </div> <p align="center"><b>FIG. 2</b></p> <p align="center"><u>Dowdy 082 (Figure 2)</u></p> <p>"In addition to variations caused by the configuration of camera head 12, the electrical signals produced by camera head 12 can also vary, because performance characteristics of camera heads 12 tend to vary from device to device. These variations, which are caused primarily by differences in optics, CCDs 18, and cables 32 that are attached to camera heads 12 and connect camera heads 12 to camera processor 14, can adversely affect the ability of a camera head 12 to produce electrical signals that result in an optimal video image. Thus, to further ensure consistent performance when different camera heads 12 are used, NVS 28 also stores information that identifies variations in the performance characteristics of a particular camera head 12 from nominal values." (Dowdy 082 at 4:11-24.)</p> <p>"To enable the video image produced at video monitor 20 to</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>be optimized for certain procedures, the NVS 28 of a camera head 12 designed for those procedures can include information 42 that is used by camera processor 14 to optimize certain signal processing attributes. For example, in a camera head 12 designed for procedures requiring improved edge definition, NVS 28 stores edge enhancement information 42 that replaces nominal edge enhancement values stored within and used by camera processor 14. Similarly, in camera heads 12 designed for procedures in which the white or grey brightness ranges are of particular interest, NVS 28 stores information 42 that modifies, respectively, operation of the so-called "knee circuit" (which implements a nonlinear function for compressing, rather than clipping, the upper level, white, component of the video signal) and the operation of the so-called "gamma circuit" (which implements a nonlinear function for optimizing the median level, grey, component of the video signal) implemented by signal processor 14." (Dowdy 082 at 4:36-54.)</p> <p>"For servicing and other purposes, NVS 28 also stores information that identifies the serial number 44 of camera head 12 and a measure 46, in minutes and hours, of the run time that camera head 12 has experienced." (Dowdy 082 at 4:55-58.)</p> <p>"Referring also to FIG. 3, MPU 48 uses the information stored in NVS 28 to control the operation of CCD driver 50 and signal processing circuitry 52. When the user connects cable 32 of camera head 12 to camera processor 14, and, if</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaída 782	in combination with one or more of the following references
		<p>necessary, powers up video endoscopy system 10, MPU 48 detects the connection and responds by downloading the information from NVS 28 into a memory 58, such as a RAM, of MPU 48 (step 200). MPU 48 reads the stored information out of NVS 28 through a serial data link in cable 32 that includes a CLOCK line 60 controlled by MPU 48 and a DATA line 62 that is shared by NVS 28 and MPU 48." (Dowdy 082 at 5:9-19.)</p> <p>"Referring to FIG. 4, in a more detailed view, camera head 12 includes CCD 18 (located, as discussed, either in the head or at the tip of the endoscope), NVS 28 and a set of button switches 92 for system control, and camera processor 14 includes a camera controller 94 and a signal processor 96. Cable 32, which connects camera head 12 to camera processor 14, carries drive signals from CCD driver 50 in signal processor 96, electrical signals from CCD 18 to a preamplifier 98 in signal processor 96, data between NVS 28 and MPU 48 in camera controller 94, and signals from button switches 92 to MPU 48." (Dowdy 082 at 6:48-58.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1354 332 1879 722" data-label="Diagram"> </div> <p style="text-align: center;">Dowdy 082 (Figure 4)</p> <p>"MPU 48 controls signal processor 96 in response to signals from button switches 92 and signals from controls in a front panel 100 of camera controller 94. The controls in front panel 100 allow the user of video endoscopy system 10 to configure button switches 92 to perform desired functions. Thus, for example, button switches 92 could be configured to cause signal processor 96 to pause the video image displayed at video monitor 20 (FIG. 1). MPU 48 also displays system parameters at front panel 100, interacts with NVS 28 by downloading information about camera head 12 and updating run time information in NVS 28, updates signal processing parameters in light of the information about camera head 12, and communicates with signal processor 96, all as discussed above." (Dowdy at 6:59-7:5.)</p> <p>"A nonvolatile, programmable memory is incorporated in an</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>endoscope. Endoscope-related data closely relevant to the endoscope, such as, an endoscope model name and the number of power feeds are stored in the nonvolatile memory. The endoscope is connected to an external image processing apparatus, and endoscope-related data is read from the nonvolatile memory. Based on the read endoscope-related data, the use situation of the endoscope is grasped or the endoscope is managed. The number of power feeds is varied depending on the use situation of the endoscope, and written in the nonvolatile memory. Thus, the endoscope-related data is used to maintain the endoscope and reduce a load to be incurred by the external image processing apparatus that is a connected apparatus. Consequently, the endoscope can be managed and maintained easily using a small software system." (Oshima 212 at Abstract.)</p> <p>"[An] object of the present invention is to provide an endoscope system in which endoscope-related data including a use situation of an endoscope can be checked readily." (Oshima 212 at 1:60-62.)</p> <p>"A regulator 19, a programmable nonvolatile memory 20, a CPU 21, a selector (SEL) 22, a supply voltage detector 23, a scope switch 24, and a connector 25 are arranged behind the rear end of the insertion unit 11 of the endoscope 2. The regulator 19 converts a CCD driving voltage fed from a CCD driving power supply 18 incorporated in the image processing apparatus 3A into a desired voltage. The programmable nonvolatile memory 20 in which the endoscope-related data is stored is realized with an</p>




U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>EEPROM, a flash ROM, an FRAM, or an MRAM." (Oshima 212 at 6:54-63.)</p> <p>"Especially important data out of endoscope-related data storable in the nonvolatile memory 20 includes, for example, an endoscope model name, the structure of the distal part of an endoscope, a cleaning tube/adaptor name, a CCD model name, a type of optical filter in a CCD, information relating to the channels in an endoscope, information relating to the switches on an endoscope, a version number, and identification data." (Oshima 212 at 29:16-25.)</p>


<p>Claims</p>	<p>Asaida 782</p>	<p>in combination with one or more of the following references</p>
		<p style="text-align: center;">Oshima 212 (Figure 2)</p> <p>"FIG. 35 describes processing to be performed in the image processing apparatus 3A, which has the ability to communicate with the endoscope 2 and is connected to the endoscope 2, for treating count data contained in data to be stored in the nonvolatile memory 20 in the endoscope 2." (Oshima 212 at 29:59-63.)</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>"The connected apparatus 3A uses connection sensing means (not shown) incorporated in the endoscope and the connected apparatus to judge whether it has been connected to the endoscope 2 (S321). If connection is sensed, identification data or an endoscope model name is read first (S322)." (Oshima 212 at 29:66-30:4.)</p> <p>"From the foregoing description of the prior art, it is clear that the 'bad pixel' data is never transferred to the camera portion, but instead remains in the local controller memory. Accordingly if a camera has been subjected to pixel evaluation for existence of blemishes using a CCU with a blemish compensating capacity as described above, another camera cannot be used in its place with the same CCU unless the CCU blemish compensator is again operated to evaluate the pixels of the new camera. Moreover, assuming that blemish compensation is desired, a camera that has been evaluated by the CCU of Fig. 1 is not interchangeable with another like blemish compensator-equipped CCU unless it is first re-evaluated for blemishes." (Zu 391 at 5-6.)</p> <p>"This non-interchangeability of cameras with a CCU is especially limiting in the case of video endoscopes. During surgery, it may be necessary to employ two or more video endoscopes when only one CCU may be available. With a compensator-equipped CCU as shown in Fig. 1, substitution of one video camera endoscope for another may be frustrated by the need to first evaluate the camera for blemishes and record the 'bad pixels' in the CCU's digital memory so that</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>compensation may be accomplished when video information is acquired by the endoscope's camera." (Zu 391 at 6.)</p> <p>"The object of this invention is to facilitate use of video cameras having known pixel blemishes with different camera control units." (Zu 391 at 6.)</p> <p>"The present invention comprises incorporating into a CCD-type video camera an electronically programmable non-volatile memory which stores the location of 'bad' pixels and is controlled by a device which is located remotely from the camera in a separate CCU. This arrangement assures that video cameras are interchangeable with CCU's regardless of CCD blemish content." (Zu 391 at 6.)</p> <p>"Fig. 2 illustrates the invention. Except as described hereinafter, the system shown in Fig. 2 incorporates the same elements and the same functions as the system of Fig. 1, and identical elements are identified by the same numerals. In this case, the camera 2 is modified by incorporating therein an electronically programmable non-volatile digital memory 42 which is coupled to camera connector 14 via a suitable bus 44." (Zu 391 at 7.)</p>

Claims	Asaida 782	in combination with one or more of the following references
		 <p style="text-align: center;">FIG. 2</p> <p style="text-align: center;"><u>Zu 391 (Figure 2)</u></p> <p>"In the operational mode, the data in memory 42 is transferred to memories 46 and 48 whenever the unit is energized. The blemish compensation operation is then performed by the blemish compensator 22 using pixel address data downloaded from camera memory 42. The pixel address data is downloaded from camera memory 42 to blemish compensator memory 48 by the controller 20 via the buses 44 and 52." (Zu 391 at 8.)</p> <p>"When the operational mode is initiated with the camera coupled to a CCU 4 as described, the controller 22 downloads the pixel address data from the camera's memory 42 to the protected local memory 46 of the controller 20. Subsequently that data is loaded into the volatile memory 48 of the blemish compensator 22. Typically this data transfer from camera memory 42 to the local memory 46 of the controller occurs after a forced rest imposed by controller 20, which clears, resets, and reloads all non-protected CCU memory." (Zu 391 at 9.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
22. The video imaging system according to claim 21 wherein said camera head further comprises a multiplexer, for generating a multiplexed signal, which includes the image signal and control signals.	<p><i>See</i> Claim 21. The analysis of Claim 21 is incorporated by reference in its entirety.</p> <p>"The multiplexor 18 is supplied with control data <math>D_{CTL}</math> from a synchronizing circuit block 19 and a control circuit block 20, while being supplied with voice data <math>D_{MIC}</math>, from a microphone signal inputted from a microphone input terminal 21 by means of a selector 22 and digitized by an A/D converter 23 into audio data <math>D_{MIC/AUDIO}</math>. The multiplexor 18 adds the signals <math>D_{CTL}</math> and <math>D_{MIC/AUDIO}</math> to a digital video signal <math>D_{VIDEO}</math> composed of the digital component Video signals <math>D_Y</math>, <math>D_{CR}</math> and <math>D_{CB}</math> or the digital composite video signal <math>D_{CS}</math> supplied from the encoder 14. Output data <math>D_{MPX}</math> from the multiplexor 18, that is, the digital video signal <math>D_{VIDEO}</math> added to the control data <math>D_{CTL}</math> and the audio data <math>D_{MIC/AUDIO}</math>, are outputted in parallel at a parallel output port 24, while being converted by P/S converter 25 from parallel data into serial data which are serially outputted at a serial output port 26." (Asaida 782 at 6:67-7:15.)</p>	<p>"As generally used, the USB interface has a clock rate of 12 MHz. The clock is transmitted encoded along with the differential data, and the data is transferred in packets. A SYNC field precedes each data packet to allow the receiver(s) to synchronize their bit recovery clocks. The basic unit scheduling is 1 mSec. All bus transactions involve the transmission of up to three packets, which include from 1 to 1024 bytes of data plus a 3 bytes header that includes an error detection code word." (Endsley 613 at 3:66-4:7.)</p> <p>Thus, the clock cycle is multiplexed with the differential data and transferred in packets.</p>

Claims	Asaida 782	in combination with one or more of the following references
	 <p><b>FIG. 1</b></p>	
<p>25. The video imaging system according to claim 21 wherein said camera head utilizes at least one</p>	<p><i>See</i> Claim 21. The analysis of Claim 21 is incorporated by reference in its entirety.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok., Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p>	<p>"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
digital serial driver utilizing Low-Voltage Differential Signals.	Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.	<p>signals. The electrical signals are digitized and passed to a transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30." (Adler 940 at 10:7-19.)</p>  <p style="text-align: center;"><u>Adler 940 (Figure 4)</u></p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>




Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1339 329 1875 719" data-label="Diagram"> </div> <p data-bbox="1402 732 1854 751">Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p data-bbox="1482 792 1738 824"><u>TI LVDS (Figure 1)</u></p> <p data-bbox="1220 865 1997 1190">"The LVDS driver produces a differential voltage across a 100-Ω load in the range of 247 mV to 454 mV with a typical offset voltage of 1.2 V relative to ground (see Figure 2). Most drivers are commonly implemented as current-mode devices, which allow frequency to be virtually independent of power consumption. These two characteristics, low voltage swings and constant current, allow LVDS drivers to operate at higher data rates and lower power dissipation." (TI LVDS at 2.)</p> <p data-bbox="1220 1235 1997 1409">"As the need for higher bandwidth accelerates, system designers are choosing differential signaling to satisfy high bandwidth requirements while reducing power, increasing noise immunity, and decreasing EMI emissions. LVDS is a low swing, differential signaling technology providing very</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>fast data transmission, common-mode noise rejection, and low power consumption over a broad frequency range. The Virtex-E family delivers the programmable industry's highest bandwidth and most flexible differential signaling solution for direct interfacing to industry-standard LVDS devices." (Virtex-E LVDS at 1.)</p> <p>"With up to 36 I/O pairs operating at 622 Megabits per second (Mb/s) or up to 344 I/O pairs operating at over 311 Mb/s, the Virtex-E family supports multiple 10 Gb/s ports while maintaining high signal integrity with low power consumption. Unlike other PLD solutions, all Virtex-E LVDS I/Os support input, output, and I/O signaling, providing a system designer unparalleled flexibility in board layout." (Virtex-E LVDS at 1.)</p> <p>Advantages of LVDS include:</p> <ul style="list-style-type: none"> <li>• LVDS is specified to be technology and process independent.</li> <li>• LVDS is EMI tolerant. Common-mode noise is equally removed by two conductors and rejected by the receiver.</li> <li>• No transmission medium is defined in the standard. The medium can be tailored to meet the specific application requirements.</li> <li>• The typical LVDS voltage swing is 350 mV, resulting in a higher transfer rate and lower power consumption." (Virtex-E LVDS at 2.)</li> </ul> <p>"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p>family supports both LVDS configurations.</p> <p><b>Point-to-Point</b>  <u>In point-to-point configuration, there is one transmitter and one receiver. The LVDS driver is a current source that drives a differential pair of lines. The typical current drive is 3.5 mA. The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</u></p> <p><b>Multi-Drop</b>  A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		 <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>


U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
		<p style="text-align: center;"><u>Chung 290 (Figure 4)</u></p>
26. The video imaging system according to claim 21 wherein said camera control unit utilizes at least one	<p><i>See Claim 21.</i> The analysis of claim 21 is incorporated by reference in its entirety.</p> <p>Even if a piece of prior art does not expressly disclose a particular limitation of the asserted claim, it anticipates if a person of ordinary skill in the art could combine the prior art description with his or her own knowledge to make the claimed invention. <i>See Arthrocare Corp. v. Smith &amp; Nephew, Inc.</i>, 406 F.3d 1365, 1373-74 (Fed. Cir. 2005) (citing <i>Helifix Ltd. v. Blok-Lok., Ltd.</i>, 208 F.3d 1339, 1347 (Fed. Cir. 2000)).</p>	"Reference is now made to FIG. 4, which is an schematic block diagram of the miniature endoscope according to a preferred embodiment of the present invention. Parts that are identical to those shown above are given the same reference numerals and are not referred to again except as necessary for an understanding of the present embodiment. Optical assembly 48 receives light, indicated by arrows 60, from an object being viewed. The light is processed by optical assembly 48, as will be explained below, to reach image sensor 46 where it is converted from photons into electrical signals. The electrical signals are digitized and passed to a

U.S. PATENT NO. 7,471,310		
Claims	Asaida 782	in combination with one or more of the following references
digital serial receiver utilizing Low-Voltage Differential Signals.	Accordingly, even if Asaida 782 does not expressly or inherently disclose this claim element, the claim would have been an obvious design choice based on the inherent disclosure of the references and/or the knowledge of one of ordinary skill in the art at the time of the alleged invention of the '310 patent.	<p>transmitting device 62, for example an LVDS transmitter, which drives the data through communication link 20 and adapter 44 to the processing device 30." (Adler 940 at 10:7-19.)</p> <p>If the electrical signals are transmitted to the processing device 30 using an LVDS transmitter, the at least one digital serial receiver in the processing device that receives the signals must necessarily utilize Low-Voltage Differential Signals.</p> <p>"Figure 1 shows a typical connection with LVDS drivers and receivers."</p>  <p>Figure 1. Typical Connection With LVDS Drivers and Receivers</p> <p><u>TI LVDS (Figure 1)</u></p> <p>"The recommended voltage applied to the receiver is</p>

U.S. PATENT NO. 7,471,310		
Claims	Asaída 782	in combination with one or more of the following references
		<p>between ground and 2.4 V with a common mode range of 0.2 V to 2.2 V. The receiver has a sensitivity level of <math>\pm 100</math> mV to correctly assume the intended binary state (see Figure 2). The LVDS interconnecting media must be matched with the 100-<math>\Omega</math> termination resistor located at the inputs of the receiver." (TI LVDS at 4.)</p> <p>"There are two configurations that are used in LVDS applications, point-to-point and multi-drop. The Virtex-E family supports both LVDS configurations.</p> <p><b>Point-to-Point</b>  <u>In point-to-point configuration, there is one transmitter and one receiver.</u> The LVDS driver is a current source that drives a differential pair of lines. The typical current drive is 3.5 mA. <u>The receiver has high DC impedance. The majority of the driver current flows across the termination resistor generating about 350 mV at the receiver inputs (Figure 1).</u></p> <p><b>Multi-Drop</b>  A multi-drop LVDS configuration has one transmitter and multiple receivers. The differential termination resistor is placed close to the last receiver (Figure 3)." (Virtex-E LVDS at 2.)</p> <p>Among the many applications that LVDS is suited for are "digital cameras" and "multimedia peripherals." (Virtex-E LVDS at 2-3.)</p> <p>"Figure 1 shows the schematic of a standard LVDS driver</p>

Claims	Asaida 782	in combination with one or more of the following references
		<p>driving the Virtex-E receiver. An LVDS driver drives the two 50 W transmission lines into a Virtex-E LVDS receiver. The two 50 W single-ended transmission lines can be micro-strip, strip-line, a 100 W differential twisted pair, or a similar balanced differential transmission line." (Virtex-E LVDS at 3.)</p> <div data-bbox="1402 592 1764 771"> </div> <p>Figure 1: A Standard LVDS Driver Driving a Virtex-E LVDS Receiver</p> <p><u>Virtex-E LVDS (Figure 1)</u></p> <p>"As may be seen, the circuit of FIG. 4 employs a plurality of LVDS circuits 11. Each circuit 11 includes a respective driver 54 and a respective receiver 56. Each driver 54 receives a respective input signal Din0, Din1 . . . Dinn, which are digital logic levels of, for example, 3.3 volts for logic "1" and zero volts for logic "0". Changes in state in these signals are transmitted over the differential lines to the respective receivers 56. Each receiver 56 generates a respective output signal Dout0, Dout1, . . . Doutn, which are at the several hundred millivolt level." (Chung 290 at 2:27-36.)</p>



Claims	Asaida 782	in combination with one or more of the following references
		<div data-bbox="1413 329 1801 865"></div> <p data-bbox="1472 911 1751 943">Chung 290 (Figure 4)</p>